CFP last date
20 January 2025
Call for Paper
February Edition
IJCA solicits high quality original research papers for the upcoming February edition of the journal. The last date of research paper submission is 20 January 2025

Submit your paper
Know more
The week's pick
Responsive image
SFLA-Based Line Balancing and Task Optimization in Master-Slave Controlled Hanger Transportation Systems for Garment Production

Duc Hoang Nguyen
Random Articles
Reseach Article

Comparison between the Simulator and Scheduler based approach of Design Space Exploration for Application Specific Instruction set Processor

by M. K. Jain, Deepak Gour
journal cover thumbnail

International Journal of Computer Applications
Foundation of Computer Science (FCS), NY, USA
Volume 43 - Number 5
Year of Publication: 2012
Authors: M. K. Jain, Deepak Gour
10.5120/6098-8290

M. K. Jain, Deepak Gour . Comparison between the Simulator and Scheduler based approach of Design Space Exploration for Application Specific Instruction set Processor. International Journal of Computer Applications. 43, 5 ( April 2012), 14-19. DOI=10.5120/6098-8290

@article{ 10.5120/6098-8290,
author = { M. K. Jain, Deepak Gour },
title = { Comparison between the Simulator and Scheduler based approach of Design Space Exploration for Application Specific Instruction set Processor },
journal = { International Journal of Computer Applications },
issue_date = { April 2012 },
volume = { 43 },
number = { 5 },
month = { April },
year = { 2012 },
issn = { 0975-8887 },
pages = { 14-19 },
numpages = {9},
url = { https://ijcaonline.org/archives/volume43/number5/6098-8290/ },
doi = { 10.5120/6098-8290 },
publisher = {Foundation of Computer Science (FCS), NY, USA},
address = {New York, USA}
}
%0 Journal Article
%1 2024-02-06T20:32:36.969652+05:30
%A M. K. Jain
%A Deepak Gour
%T Comparison between the Simulator and Scheduler based approach of Design Space Exploration for Application Specific Instruction set Processor
%J International Journal of Computer Applications
%@ 0975-8887
%V 43
%N 5
%P 14-19
%D 2012
%I Foundation of Computer Science (FCS), NY, USA
Abstract

An Application Specific Instruction set Processor (ASIP) is a processor designed for a particular application or for a set of applications. An ASIP exploits special characteristics of application(s) to meet the desired performance, cost and power requirements. ASIP Design Space Exploration can be carried out by one of the two popular available techniques as Simulator or Scheduler based approach. This paper is an attempt to survey and compare both the mentioned techniques of design space exploration of ASIP. A list of explored design space parameters using simulator based approach is included in this paper. This paper also highlights few potential parameters which can be explored using the scheduler based approach.

References
  1. Liem, C. ; May, T. ; Paulin, P. , "Instruction-set matching and selection for DSP and ASIP code generation. ", In Proc. EURODAC-94, 28 Feb. -3 March 1994, pp. 31-37.
  2. Gloria A. D. ; Faraboschi, P. , "An evaluation system for application specific architectures. ", In Proc. Micro-23, 27-29 Nov. 1990, pp. 80-89.
  3. Jain M. K. ,Balakrishnan M. , and Kumar A. , "ASIP Design Methodologies: Survey and Issues", In Proceedings of the IEEE / ACM International Conference on VLSI Design. (VLSI 2001), pages 76–81, January 2001.
  4. Jain M. K. ,Wehmeyer L. , Steinke S. , Marwedel P. , and Balakrishnan M. , "Evaluating Register File Size in ASIP Design", In Proceedings of the Ninth International Symposium on Hardware/ Software Co-design,(CODES 2001), pages 109–114, April 2001.
  5. Jain M. K. , Balakrishnan M. and Kumar A. , "An Efficient Technique for Exploring Register File Size in ASIP Design", In Proceedings of the Fifthth International Conference on Compilers, Architecture and Synthesis for Embedded Systems, (CASES 2002).
  6. Jain M. K. , Wehmeyer L. , Marwedel P. , Balakrishnan M. , "Register File Synthesis in ASIP Design", Technical Report #746, 07. 12. 2000, Lehrstuhl Informatik XII, University of Dortmund, Germany.
  7. Jain M. K. , Balakrishnan M. and Kumar A. , "Exploring Storage Organization in ASIP Synthesis", In Digital System Design, 2003. Proceedings. Euromicro Symposium on Volume , Issue , 1-6 Sept. 2003 Page(s): 120 – 127.
  8. Halambi A. , Grun P. , Khare A. , Ganesh V. , Dutt N. , Nicolau A. , EXPRESSION: A Language for Architecture Exploration through Compiler/Simulator Retargetability, In Proceedings of the Design Automation and Test in Europe (DATE), pages 485–490, March 1999.
  9. Pees S. , Zivojnovic V. , Mey H. , LISA- Machine Description Language for Cycle Accurate Models of Programmable DSP Architectures, In Proceedings of the Design Automation Conference (DAC), pages 933–938, June 1999.
  10. Hoffmann A. , Kogel T. , Nohl A. , Braun G. , Schliebusch O. , Wahlen O. , Wieferink A. , Meyr H. , A Novel Methodology for the Design of Application-Specific Instruction-Set Processors (ASIPs) Using a Machine Description Language, In IEEE Transactions on Computer Added Design of Integrated Circuits and Systems, 20(11) pages 1338–1354, November 2001.
  11. Schliebusch O. , Hoffmann O. , Nohl A. , Braun G. , Meyr H. , Architecture Implementation Using the Machine Description Language LISA, In Proceedings of the IEEE / ACM International Conference on VLSI Design and ASP Design Automation Conference. (VLSI/ ASPDAC 2002), pages 239–244, January 2002.
  12. Kienhuis B. , Deprettere E. , Vissers K. , The Construction of a Retargetable simulator for an architecture template In Hardware/Software Codesign, 1998. (CODES/CASHE apos;98) Proceedings of the Sixth International Workshop on Volume, Issue, 15-18 pages 125 – 129, March 1998.
  13. Sato J. , Imai M. , Hakata T. , Alomary A. Y. ,Hikichi N. , An integrated design environment for application specific integrated processor, In Proc. ICCD-91, pages 414-417, October 1991.
  14. Binh N. N. , Imai M. , Shiomi A. , A new HW/SW partitioning algorithm for synthesizing the highest performance pipelined ASIPs with multiple identical FUs, In Proc. DAC-96, pages 126-131, September 1996.
  15. Gupta T. V. K. , Sharma P. , Balakrishnan M. , Malik S. , Processor evaluation in an embedded systems design environment, In Proc. VLSI Design 2000, pages 98-103, January 2000.
  16. Radhakrishnan Swarnalatha: "Customization of application specific heterogeneous multi pipeline processors", In Proc. EDAA 2006, pp. 746 – 751.
  17. Giuseppe Ascia, Vincenzo Catania, and Maurizio Palesi, "A GA-Based Design Space Exploration Framework for Parameterized System-On-A-Chip Platforms", In IEEE TRANSACTIONS ON EVOLUTIONARY COMPUTATION, VOL. 8, NO. 4, AUGUST 2004, pp. 329 – 346.
  18. Seongnam Kwon, Choonseung Lee, Sungchan Kim, Youngmin Yi, Soonhoi Ha, "Fast Design Space Exploration Framework with an Efficient Performance Estimation Technique", In Embedded Systems for Real-Time Multimedia, 2004. ESTImedia 2004. 2nd Workshop on Volume , Issue , 6-7 Sept. 2004 Page(s): 27 – 32.
  19. Lilian Bossuet, Guy Gogniat, and Jean-Luc Philippe, "Communication-Oriented Design Space Exploration for Reconfigurable Architectures", In EURASIP Journal on Embedded Systems, Volume 2007, Article ID 23496, 20 pages.
  20. Kyeong Keol Ryu and Vincent J. Mooney III, "Automated Bus Design Space Exploration for Multiprocessor SoC", In Design, Automation and Test in Europe Conference and Exhibition, 2003 Volume , Issue , 2003 Page(s): 282 – 287.
  21. Yoonjin Kim, Mary Kiemb, Kiyoung Choi, "Efficient Design Space Exploration for Domain-Specific Optimization of Coarse-Grained Reconfigurable Architecture", In Design, Automation and Test in Europe, 2005. Proceedings Volume , Issue , 7-11 March 2005 Page(s): 12 - 17 Vol. 1.
  22. Kunzli S. , Thiele L. and Zitzler E. , "Modular design space exploration framework for embedded systems", In Computers and Digital Techniques, IEE Proceedings - Volume 152, Issue 2, Mar 2005 Page(s): 183 – 192.
  23. Giuseppe Ascia, Vincenzo Catania, Maurizio Palesi and David Patti "EPIC Explorer: A parameterized VLIW based Platform Framework for Design Space Exploration", In First workshop on Embedded Systems for Real time Multimedia (ESTIMedia), Newport Beach, California, USA, Oct. 3-4, 2003.
  24. Pasricha S. and Dutt N. , "A Framework for Memory and Communication Architecture Co-synthesis in MPSoCs", In Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on Volume 26, Issue 3, March 2007 Page(s):408 – 420.
  25. Gour Deepak, Jain M. K. , "ASIP Design Space Exploration: Survey and Issues", International Journal of Computer Science and Information Security, Volume 9, No. 3, 2011 Page(s): 141 – 145.
Index Terms

Computer Science
Information Sciences

Keywords

Simulator Based Approach Of Design Space Exploration Scheduler Based Approach Of Design Space Exploration

Powered by PhDFocusTM