The week's pick
Random Articles
Reseach Article
A Novel Design of Low Power, High Speed SAMM and its FPGA Implementation
| International Journal of Computer Applications |
| Foundation of Computer Science (FCS), NY, USA |
| Volume 43 - Number 4 |
| Year of Publication: 2012 |
| Authors: Anuja George |
10.5120/6089-8263
|
Anuja George . A Novel Design of Low Power, High Speed SAMM and its FPGA Implementation. International Journal of Computer Applications. 43, 4 ( April 2012), 6-9. DOI=10.5120/6089-8263
Abstract
The matrix multiplication is a computationally intensive problem and a prerequisite in various image processing applications like spatial and frequency filtering, edge detection and convolution. Being a core part of various applications in portable devices like mobile phones, demand for high speed and low power consumption is extremely high. This work demonstrates an effective design and efficient implementation of the Matrix Multiplication using Systolic Architecture and Ancient mathematics. For efficient implementation and maximum speed-up, integer arithmetic was used. Three main steps of the work, i. e. design, simulation and implementation, were accomplished. For design and simulation, Verilog HDL was used. The design was simulated using modelsim10. 1d and synthesized using Xilinx Planahead 12. 1. The work also includes the comparison between three design approaches of the matrix multiplication using systolic architecture. In the first design approach, array multipliers were used. In the second approach, Wallace tree multipliers were used and in the final approach, matrix multiplier design was based on Ancient multiplication technique.
References
- Sumit Vaidya1 and Deepak Dandekar 'Delay power performance comparision of multipliers in VLSI circuit design', International Journal of Computer Networks & Communications (IJCNC), Vol. 2, No. 4, July 2010
- R. C. Gonzalez, R. E. Woods, "Digital Image Processing", 2nd. Ed. , Prentice Hall, 2002.
- Himanshu Thapliyal and Hamid R. Arabnia 'A Time-Area- Power Efficient Multiplier and Square Architecture Based On Ancient Indian Vedic Mathematics', July 2000.
- S. S. Kerur, Prakash Narchi, Jayashree C N, Harish M Kittur and Girish V A, 'Implementation of Vedic Multiplier for Digital Signal Processing', Proceeding published by International Journal of Computer Applications (IJCA),, International Conference on VLSI, Communication & Instrumentation (ICVCI) 2011.
- Jagadguru Swami Sri Bharath, Krsna Tirathji, "Vedic Mathematics or Sixteen Simple Sutras From The Vedas", Motilal Banarsidas , Varanasi(India),1986.
- Mahendra Vucha, Arvind Rajawat, 'Design and FPGA Implementation of Systolic Array Architecture for Matrix Multiplication', International Journal of Computer Applications, Volume 26– No. 3, July 2011.
- H. T. Kung, "Why systolic architectures?", IEEE Computer, vol. 15, pp. 37, Jan. 1982.
- Ziad Al-Qadi and and Musbah Aqel, 'Performance Analysis of Parallel Matrix Multiplication Algorithms Used in Image Processing', World Applied Sciences Journal 6 (1): 45-52, 2009.
- M. Ramalatha, K. D. Dayalan, P. Dharani, ,and S. D. Priya, "High Speed Energy Efficient ALU Design using Vedic Multiplication Technique," Lebanon , pp. 600-603, 2009.
- Asmita Haveliya,' A Novel Design for High Speed Multiplier for Digital Signal Processing Applications, International Journal of Technology And Engineering System(IJTES): Vol2 . No1. , Jan – March 2011.
- Himanshu Thapliyal and M. B. Srinivas , "Very Large Scale Integration (VLSI) Implementation of RSA Encryption System using Ancient Indian Vedic Mathematics ", Proceedings of International Conference on Security Management, June 2005.
- Manoranjan Pradhan,, Rutuparna Panda and Sushanta Kumar Sahu,'Speed Comparison of 16x16 Vedic Multipliers', International Journal of Computer Applications (0975 – 8887)Volume 21– No. 6, May 2011.
Index Terms
Keywords