CFP last date
20 January 2025
Call for Paper
February Edition
IJCA solicits high quality original research papers for the upcoming February edition of the journal. The last date of research paper submission is 20 January 2025

Submit your paper
Know more
The week's pick
Responsive image
SFLA-Based Line Balancing and Task Optimization in Master-Slave Controlled Hanger Transportation Systems for Garment Production

Duc Hoang Nguyen
Random Articles
Reseach Article

Review of XY Routing Algorithm for Network-on-Chip Architecture

by Shubhangi D Chawade, Mahendra A Gaikwad, Rajendra M Patrikar
journal cover thumbnail

International Journal of Computer Applications
Foundation of Computer Science (FCS), NY, USA
Volume 43 - Number 21
Year of Publication: 2012
Authors: Shubhangi D Chawade, Mahendra A Gaikwad, Rajendra M Patrikar
10.5120/6387-8691

Shubhangi D Chawade, Mahendra A Gaikwad, Rajendra M Patrikar . Review of XY Routing Algorithm for Network-on-Chip Architecture. International Journal of Computer Applications. 43, 21 ( April 2012), 20-23. DOI=10.5120/6387-8691

@article{ 10.5120/6387-8691,
author = { Shubhangi D Chawade, Mahendra A Gaikwad, Rajendra M Patrikar },
title = { Review of XY Routing Algorithm for Network-on-Chip Architecture },
journal = { International Journal of Computer Applications },
issue_date = { April 2012 },
volume = { 43 },
number = { 21 },
month = { April },
year = { 2012 },
issn = { 0975-8887 },
pages = { 20-23 },
numpages = {9},
url = { https://ijcaonline.org/archives/volume43/number21/6387-8691/ },
doi = { 10.5120/6387-8691 },
publisher = {Foundation of Computer Science (FCS), NY, USA},
address = {New York, USA}
}
%0 Journal Article
%1 2024-02-06T20:34:18.978912+05:30
%A Shubhangi D Chawade
%A Mahendra A Gaikwad
%A Rajendra M Patrikar
%T Review of XY Routing Algorithm for Network-on-Chip Architecture
%J International Journal of Computer Applications
%@ 0975-8887
%V 43
%N 21
%P 20-23
%D 2012
%I Foundation of Computer Science (FCS), NY, USA
Abstract

The Network-on-Chip (NoC) is Network-version of System-on-Chip (SoC) means that on-chip communication is done through packet based networks. In NOC topology, routing algorithm and switching are main terminology . The routing algorithm is one of the key factor in NOC architecture. The routing algorithm ,which defines as the path taken by a packet between the source and the destination . As XY routing algorithm mainly used in NOC because of its simplicity. This paper basically review of XY routing algorithm in which we study a different type of XY routing algorithm. The classification of XY routing algorithm is totally depend upon the environment and requirement. Such that IX/Y routing algorithm is for less collision in network, for deadlock-free and livelock-free DyXY is used, for fault-tolerant XYX routing algorithm is proposed and Adaptive XY routing algorithm is used for fully utilization of network resource.

References
  1. W. J. Dally and B. Towles. 2001 Route packets, not wires:On-chip interconnection networks.
  2. L. Benini and G. DeMicheli. 2002 Networks on chips: Anew SoC paradigm.
  3. Wang Zhang, Ligang Hou, Jinhui Wang, Shuqin Geng, Wuchen Wu. Comparison Research between XY and Odd-Even Routing Algorithm of a 2-Dimension 3X3 Mesh Topology Network-on-Chip
  4. A. Hemani, A. Jantsch, S. Kumar, A. Postula, J. Oberg, M. Millberg,and D. Lindqvist. 2000 Network on a chip: An architecture for billion transistor era.
  5. S. Kumar, A. Jantsch, M. Millberg, Oberg, Soininen, M. Forsell,K. Tiensyrja, and A. Hemani. 2002 A network on chip architecture and design methodology.
  6. G. Acsia, V. Catania, M. Palesi, D. Patti. 2008 A New Selection Strategy for on-Chip Networks
  7. K. Chang, J. Shen and T. Chen. 2006 Evaluation and design trade-offs between circuit-switched and packet-switched NOCs for applicationspecific SOCs.
  8. P. Marchal et al. 2005 Spatial division multiplexing: a novel approach for guaranteed throughput on NoCs,
  9. E. Salminen, A. Kulmala, and Timo D. Hamalainen, 2008 Survey of Network-on-Chip proposals
  10. Yuan-Long Jeang, Tzuu-shaang Wey, Hung-Yu Wang, Chung-Wei Hung, and Ji-Hong Liu. An Adaptive Routing Algorithm for Mesh-Tree Architecture in Network-on-Chip Designs
  11. J. Duato, S. Yalamanchili, L. Ni, Interconnection networks: anengineering approach, Morgan Kaufmann, Revised Edition, 2002.
  12. P. Gratz, B. Grot, and S. W. Keckler. Regional congestion awareness for load balance in networks-on-chip. High Performance ComputerArchitecture, 2008. HPCA 2008. IEEE 14th International Symposium on, pages 203-214, Feb. 2008.
  13. Mohsen Nickray, Masood Dehyadgari, Ali Afzali-kusha "Adaptive Routing Using Context-Aware Agents for Networks on Chips"
  14. W. Dally and B. Towles, "Route packets, not wires: on-chip interconnection networks," in DAC, 2001, pp. 684–689.
  15. Wang Zhang, Ligang Hou, Jinhui Wang, Shuqin Geng, Wuchen Wu "Comparison Research between XY and Odd-Even Routing Algorithm of a 2-Dimension 3X3 Mesh Topology Network-on-Chip"
  16. Ahmad M. Shafiee, Mehrdad Montazeri, and Mahdi Nikdast ," An Innovational Intermittent Algorithm in Networks-On-Chip (NOC)"
  17. Ming Li, Qing-An Zeng, Wen-Ben Jone, "DyXY - A Proximity Congestion-Aware Deadlock-Free Dynamic Routing Method for Network on Chip"
  18. Ahmad Patooghy and Seyed Ghassem Miremadi "XYX: A Power & Performance Efficient Fault-Tolerant Routing Algorithm for Network on Chip"
  19. Mohsen Nickray, Masood Dehyadgari, Ali Afzali-kusha," Adaptive Routing Using Context-Aware Agents for Networks on Chips"
Index Terms

Computer Science
Information Sciences

Keywords

Network-on-chip Xy Routing Algorithm Xyx Routing Algorithm Ix/y Routing Algorithm Dyxy Routing Algorithm.

Powered by PhDFocusTM