The week's pick
Reseach Article
Single Electron 2-Bit Multiplier
| International Journal of Computer Applications |
| Foundation of Computer Science (FCS), NY, USA |
| Volume 42 - Number 4 |
| Year of Publication: 2012 |
| Authors: Anbarasu Paulthurai, Balamurugan Dharmaraj |
10.5120/5681-7719
|
Anbarasu Paulthurai, Balamurugan Dharmaraj . Single Electron 2-Bit Multiplier. International Journal of Computer Applications. 42, 4 ( March 2012), 17-20. DOI=10.5120/5681-7719
Abstract
A Single Electron 2 bit multiplier is presented in this paper. Modern techniques of lithography make it possible to confine electrons to sufficiently small dimensions that the quantization of both their charge and their energy are easily observable. When such confined electrons are allowed to tunnel to metallic leads a single electron transistor (SET) is created. This transistor turns on and off again every time one electron is added to the isolated region 2 bit multiplier performs multiplication through a series of additions. For example, suppose we want to multiply 2 * 1. Instead of building a multiplier circuit, we can instead use an adder and perform 2 * 1 by adding 1 + 1. The first number indicates how many times the second number is added to itself. The adder which is used to build the 2 bit multiplier circuit is designed using single electron transistor. The logic operation of 2 bit multiplier is verified using simulation software "SIMON2. 0".
References
- Ass. Prof. Sameh Ebrahim Rehan ,"A Novel XOR Gate Using Single Electron Tunneling Technology " .
- S. Cotofana, C. Lageweg, and S. Vassilidis, "Addition Related Arithmetic Operations via Controlled Transport of Charge," IEEE Trans. On Computers, vol. 54, no. 3, Mar. 2005.
- C. Lageweg, S. Cotofana, and S. Vassilladis, "A Linear Threshold Gate Implementation in Single Electron Technology," in IEEE Computer Society Workshop on VLSI, pp. 93-98, April 2001.
- C. Lageweg, S. Cotofana, and S. Vassilladis, "Single Electron Encoded Latches and Flip-Flops," IEEE Trans. On Nanotechnology 2, vol. 3, pp. 237- 248, June 2004.
- S. W. Jung, B. H. Lee, and Y. H. Jeong, "Digital Quantizer based on Single Electron Box for Multi-valued Logic Circuits," Proc. Of 5th IEEE Conf. On Nanotechnology, Nagoya, Japan, July 2005.
- R. van de Haar and J. Hoekstra, "Simulation of a Neural Node Using SET Technology," A. M. Tyrrel, et. al. Ed
- C. H. Hu, S. Cotofana, and J. F. Jiang, "Digital to analogue converter based on single-electron tunneling transistor," IEE Proc. On Circuits, Devices, and Systems, vol. 151, no. 5, pp. 438-442, Oct. 2004.
- C. Lageweg, S. Cotofana, and S. Vassilladis, "A Linear Threshold Gate Implementation in Single Electron Technology," in IEEE Computer Society Workshop on VLSI, pp. 93-98, April 2001.
- A. Boubaker et al , "Electrical characteristics and modelling of multi-island single-electron transistor using SIMON simulator".
- George T. Zardalidis , Ioannis Karafyllidis , " A single Electron Half Adder"
Index Terms
Keywords