CFP last date
20 December 2024
Reseach Article

FPGA Implementation of Low Complexity VLSI Architecture for DS-CDMA Communication System

by Amsavalli A., Kashwan K. R
International Journal of Computer Applications
Foundation of Computer Science (FCS), NY, USA
Volume 42 - Number 20
Year of Publication: 2012
Authors: Amsavalli A., Kashwan K. R
10.5120/5818-8130

Amsavalli A., Kashwan K. R . FPGA Implementation of Low Complexity VLSI Architecture for DS-CDMA Communication System. International Journal of Computer Applications. 42, 20 ( March 2012), 27-34. DOI=10.5120/5818-8130

@article{ 10.5120/5818-8130,
author = { Amsavalli A., Kashwan K. R },
title = { FPGA Implementation of Low Complexity VLSI Architecture for DS-CDMA Communication System },
journal = { International Journal of Computer Applications },
issue_date = { March 2012 },
volume = { 42 },
number = { 20 },
month = { March },
year = { 2012 },
issn = { 0975-8887 },
pages = { 27-34 },
numpages = {9},
url = { https://ijcaonline.org/archives/volume42/number20/5818-8130/ },
doi = { 10.5120/5818-8130 },
publisher = {Foundation of Computer Science (FCS), NY, USA},
address = {New York, USA}
}
%0 Journal Article
%1 2024-02-06T20:31:50.173432+05:30
%A Amsavalli A.
%A Kashwan K. R
%T FPGA Implementation of Low Complexity VLSI Architecture for DS-CDMA Communication System
%J International Journal of Computer Applications
%@ 0975-8887
%V 42
%N 20
%P 27-34
%D 2012
%I Foundation of Computer Science (FCS), NY, USA
Abstract

The principal goal of this research work is focused on designing and then testing the performance of source and channel coding and decoding circuits implemented on FPGA for Code Division Multiple Access (CDMA) Transceiver using extremely simple circuit concepts. The paper also describes modulation and demodulation circuits for CDMA. The latest technology advancement in cellular mobile communication systems has become more demanding for better quality of service. It requires broad bandwidth for huge quanta of data transfer. CDMA communication system easily meets these requirements of cellular communications. The design of the relevant circuits is based on CDMA approach of direct sequence spread spectrum technology. The functional performance of designed circuits is tested by carrying out simulations using Field Programmable Gate Arrays (FPGA) and Very High Speed Integrated Circuits Hardware Description Language (VHDL) on XILINX ISE® and MATLAB® platforms. The simulated results subsequently have shown quite improved and optimized circuit performance. The performance parameter is mainly based on the number of gates used by CDMA sub-circuits and systems on FPGA implementation.

References
  1. Cottatellucci L. , Muller R. R. and Debbah M, 2010, Asynchronous CDMA System with Random Spreading – Part I : Fundamental Limits, IEEE Transactions on Information Theory, Volume : 56, Issue : 4, Pages 1477-1497
  2. Do G. L. and Feher K. , 1996, Efficient Filter Design for IS-95 CDMA Systems, IEEE Transactions on Consumer Electronics, Volume: 42, Issue: 4 Pages 1011 – 1020.
  3. Boukadourn M. , Tabari K. , Bensaoula A. , Starikov D. and Aboulhanid E. M. , 2005, FPGA Implementation of a CDMA Source Coding and Modulation Subsystem for a Multiband Fluorometer with Pattern Recognition Capabilities, IEEE International Symposium on Circuits and Systems, Volume : 5, Pages 4767 – 4770.
  4. Clarke P. and de Lamare R. C. , 2011, Low-Complexity Reduced-Rank Linear Interference Suppression Based on Set-Membership Joint Iterative Optimization for DS-CDMA Systems, IEEE Transactions on Vehicular Technology, Volume : 60, Issue : 9, Pages 4324 – 4337.
  5. Vishwas Sundaramurthy and Joseph Cavallaro, 1999, A Software Simulation Testbed for Third Generation CDMA Wireless Systems, Proc. 33rd Asilomar Conf. on Signals, Systems and Computers, Pacific Grove C. A.
  6. Uuanbin Guo, Dennis McCain and Joseph R Cavallaro, 2004, Low Complexity System-on-Chip Architecture of Parallel- Residue-Compensation in CDMA Systems, ISCAS, Pages : IV 77 - 80
  7. Neiyer S. Correal, Michael Buehrer R. and Brian D. Woerner, 1999, A DSP-Based DS-CDMA Multiuser Receiver Employing Partial Parallel Inference Cancellation, IEEE Journal on Selected Areas in Communications Volume: 17 No. 4, Pages 613-630.
  8. Tomaso Erseghe and Antonio Maria Cipriano, 2011, Maximum Likelihood Frequency Offset Estimation in Multiple Access Time- Hopping UWB, IEEE Transactions on Wireless Communications, Volume: 10, No. 7, Pages 2040 – 2045.
  9. Theodore S. Rappaport, 2010, "Wireless Communication - Principles and Practices", 2ND Edition, Pearson Education, Dorling Kindersley (India) Pvt. Ltd.
  10. Min Shi D'Amours, C. Yongacoglu, A. 2010, Design of spreading permutations for MIMO-CDMA based on space-time block codes, Communications Letters, IEEE, Volume: 14 Issue: 1, Pages: 36 – 38.
  11. Magaa, M. E. , Rajatasereekul, T. , Hank, D. and Hsiao-Hwa Chen, 2007, Design of an MC-CDMA System That Uses Complete Complementary Orthogonal Spreading Codes", IEEE Transactions on Vehicular Technology, Volume: 56, Issue: 5, Pages: 2976 – 2989.
  12. Alaka Barik and Asutosh Kar, 2011, ICI Self-Cancellation Method of BPSK OFDM, IJCA Proceedings on International Conference on VLSI, Communications and Instrumentation (ICVCI) (15), Published by Foundation of Computer Science, Pages 12-14.
  13. Shiunn-Jang Chern and Ming-Kai Cheng, 2010, New ST-BC MIMO-CDMA transceiver with augmented user signatures, Intelligent Signal Processing and Communication Systems (ISPACS), IEEE International Symposium on, Pages: 1-4, DOI: 10. 1109/ISPACS. 2010. 5704632
  14. Haichang Sui and Zeidler J. R. , A Robust Coded MIMO FH-CDMA Transceiver for Mobile Ad Hoc Networks, 2007, IEEE Journal on Selected Areas in Communication Volume: 25 Issue: 7, Pages: 1413 – 1423, DOI: 10. 1109/JSAC. 2007. 070914
Index Terms

Computer Science
Information Sciences

Keywords

Fpga Cdma Cellular Networks Quality Of Service Mobile Communication Direct Sequence Spread Spectrum Vhdl Fpga