CFP last date
20 January 2025
Call for Paper
February Edition
IJCA solicits high quality original research papers for the upcoming February edition of the journal. The last date of research paper submission is 20 January 2025

Submit your paper
Know more
The week's pick
Responsive image
SFLA-Based Line Balancing and Task Optimization in Master-Slave Controlled Hanger Transportation Systems for Garment Production

Duc Hoang Nguyen
Random Articles
Reseach Article

Design and Implementation of a New Program Address Generator Unit in a DSP Processor

by Kabiraj Sethi, Rutuparna Panda
journal cover thumbnail

International Journal of Computer Applications
Foundation of Computer Science (FCS), NY, USA
Volume 41 - Number 12
Year of Publication: 2012
Authors: Kabiraj Sethi, Rutuparna Panda
10.5120/5595-7841

Kabiraj Sethi, Rutuparna Panda . Design and Implementation of a New Program Address Generator Unit in a DSP Processor. International Journal of Computer Applications. 41, 12 ( March 2012), 29-33. DOI=10.5120/5595-7841

@article{ 10.5120/5595-7841,
author = { Kabiraj Sethi, Rutuparna Panda },
title = { Design and Implementation of a New Program Address Generator Unit in a DSP Processor },
journal = { International Journal of Computer Applications },
issue_date = { March 2012 },
volume = { 41 },
number = { 12 },
month = { March },
year = { 2012 },
issn = { 0975-8887 },
pages = { 29-33 },
numpages = {9},
url = { https://ijcaonline.org/archives/volume41/number12/5595-7841/ },
doi = { 10.5120/5595-7841 },
publisher = {Foundation of Computer Science (FCS), NY, USA},
address = {New York, USA}
}
%0 Journal Article
%1 2024-02-06T20:29:25.455308+05:30
%A Kabiraj Sethi
%A Rutuparna Panda
%T Design and Implementation of a New Program Address Generator Unit in a DSP Processor
%J International Journal of Computer Applications
%@ 0975-8887
%V 41
%N 12
%P 29-33
%D 2012
%I Foundation of Computer Science (FCS), NY, USA
Abstract

This paper presents the design and implementation of a new Program Address Generator (PAG) unit, which is a part of Program Control Unit (PCU) well suited for DSP Processors. This would be compatible with DSP56002 (DSP Processor from Motorola) at instruction level. The PAG provides hardware dedicated to support loops, which are frequent constructs in DSP algorithm. The proposed architecture of PAG has been modeled, verified and synthesized using VHDL description and synthesis tools. It is found that the proposed AGU generates actual address for program memory as per the given set of inputs. Simulation results are compared with the theoretical data and found correct.

References
  1. H Roth, Jr,C. 2002. Digital systems design using VHD. Brooks/ Cole Thomson learning.
  2. Perry,Douglas. 2008. VHDL by Example. McGraw-Hill International Educations.
  3. Bhaskar,J. 2009. A VHDL Primer. Pearson Education Asia.
  4. Ashenden,Peter J. 1990. The VHDL Cookbook. Dept. of Computer Science. University of Adelaide South Australia.
  5. Pedroni,,Volnei A. 2004. Circuit Design with VHDL. PHI publication. ISBN 81-203-2683-0.
  6. Ashenden Peter J. 2009. The Designer's Guide to VHDL Systems on Silicon. Morgan Kaufmann Publishers, an Imprint of Elsevier . ISBN : 1-55860-674-2.
  7. Proakis, Jon G. , Manolakis, Dimitris G. 2008. Digital Signal Processing. PHI Publication.
  8. Hennessy,J. L. and Patterson,D. A. 1996. Computer Architecture a Quantitative Approach, Morgan Kaufman.
  9. Rabaey,J. M. , Chandrakasan,A. and Nikolic,B. 2003. Digital Integrated Circuits, A Design Perspec-tive. Prentice Hall. Upper Saddle River, NJ.
  10. Mano, M. Moris. 2002. Computer Architecture. PHI publication.
  11. Pirsch, Peter. 2005. Architecture for Digital signal processing. Wiley-Interscience Publication.
  12. Pedram, Massoud. 1995. Design Technologies for Low Power VLSI in Encyclopedia of Computer Science and Technology.
  13. Eyre, J and Bier, J. "DSPs court the consumer," IEEE Spectrum Magazine, vol. 36, pp. 47-53, 1999.
  14. Eyre, J. "Digital signal processor derby," IEEE Spectrum Magazine, vol. 38, pp. 62-68, June 2001.
  15. Tell,Eric . 2001. A Domain Specific DSP Processor, LiTH-ISY-EX-3209. Linköping.
  16. Eyre, J and Bier, J. "The Evolution of DSP Processors", Berkeley Design Technology, Inc. (BDTI). IEEE Signal Processing Magazine,vol. 17, pp. 43-51, March 2000.
  17. Waltersson, R. 2003. Implementation of a Program Address Generator in a DSP processor. LiTH-ISY-EX-ET-0257-03 Linköping.
  18. Guda Krishna Kumar. 2006. Behavioral Model of an Instruction Decoder of Motorola DSP56000 Processor. LiTH-ISY-EX-06/3859--SE Linköping.
  19. Ravinath,V. 2007. Design and Implementation of Single Issue DSP. LiTH-ISY-EX-ET-0257-07 Linköping.
  20. Powell, S. et al. 1990. Estimating power dissipation of VLSI signal processing chips- the PFA technique. VLSI signal processing IV, pp. 250-259.
  21. Tan, Edwin J. and Heinzelman, Wendi B. 2004. DSP Architectures: Past, Present and Future. University of Rochester, Rochester, NY.
  22. Motorola, DSP56000 24-Bit Digital Signal Processor Family Manual, DSP56KFAMUM/AD 1994.
  23. Motorola, DSP56300 Digital Signal Processor Family Manual, Chapter-5, Address Generation Unit, 1995.
  24. Motorola, DSP56002 24-Bit Digital Signal Processor Family Manual, DSP56KFAMUM/AD 1994.
Index Terms

Computer Science
Information Sciences

Keywords

Vlsi Implementation Program Control Unit Program Address Generator Vhdl Dsp Processor

Powered by PhDFocusTM