CFP last date
20 January 2025
Reseach Article

SOC IC Trojan Thwarting by Identification of Trojan

by Josho Bennet John, P. Nirmal Kumar
International Journal of Computer Applications
Foundation of Computer Science (FCS), NY, USA
Volume 41 - Number 11
Year of Publication: 2012
Authors: Josho Bennet John, P. Nirmal Kumar
10.5120/5585-7822

Josho Bennet John, P. Nirmal Kumar . SOC IC Trojan Thwarting by Identification of Trojan. International Journal of Computer Applications. 41, 11 ( March 2012), 21-25. DOI=10.5120/5585-7822

@article{ 10.5120/5585-7822,
author = { Josho Bennet John, P. Nirmal Kumar },
title = { SOC IC Trojan Thwarting by Identification of Trojan },
journal = { International Journal of Computer Applications },
issue_date = { March 2012 },
volume = { 41 },
number = { 11 },
month = { March },
year = { 2012 },
issn = { 0975-8887 },
pages = { 21-25 },
numpages = {9},
url = { https://ijcaonline.org/archives/volume41/number11/5585-7822/ },
doi = { 10.5120/5585-7822 },
publisher = {Foundation of Computer Science (FCS), NY, USA},
address = {New York, USA}
}
%0 Journal Article
%1 2024-02-06T20:29:19.236002+05:30
%A Josho Bennet John
%A P. Nirmal Kumar
%T SOC IC Trojan Thwarting by Identification of Trojan
%J International Journal of Computer Applications
%@ 0975-8887
%V 41
%N 11
%P 21-25
%D 2012
%I Foundation of Computer Science (FCS), NY, USA
Abstract

IC Trojan horse is a serious technical problem faced by SOC developers. Most of the SOC developers use third party IP components for their design purpose. So comparing with a Trojan-less counterpart is impossible. Villasenor and Kim proposed bus architecture to detect Trojan activity where, when the circuit realizes the presence of a Trojan, it informs the CPU by an interrupt. In this paper, we are improving the bus architecture by proposing one more potential Trojan horse existence condition and also give a method to identify the exact cause that initiated the Trojan initiation. Then, we try to propose improvements to the bus architecture to make the thwarting and detection faster and efficient by using the obtained results of the above circuits.

References
  1. Villasenor. J. D and Lok-Won-Kim,"A system-on-chip bus architecture for thwarting integrated circuit trojan horses, IEEE transactions on very large scale integration (VLSI) ciruits. pages-1921-1926
  2. X. Wang, H. Salmani, M. Tehranipoor, and J. Plusquellic, "Hardware Trojan detection and isolation using current integration and localized current analysis," in IEEE International Symposium on Defect and Fault Tolerance of VLSI Systems (DFTVS'08), 2008, pp. 87 – 95. I.
  3. AMBA specification
  4. Susmit jha and Sumit kumar jha, "Ramdomisation based probabilistic approach to detect trojan horses"in IEEE high assurance systems Engineering Symposium, 2008.
  5. Jim Plusquellic, University of New Mexico"Taxonamy of Trojans for IC Trust"
  6. Y. Jin and Y. Makris, "Hardware Trojan detection using path delay fingerprint," in IEEE International Workshop on Hardware-Oriented Security and Trust (HOST'08), 2008, pp. 51 – 57.
  7. R. Rad, J. Plusquellic, and M. Tehranipoor, "Sensitivity analysis to hardware Trojans using power supply transient signals," in IEEE International Workshop on Hardware-Oriented Security and Trust (HOST'08),2008, pp. 3 – 7.
  8. M. Banga and M. S. Hsiao, "A novel sustained vector technique for the detection of hardware Trojans," in 22nd International Conference on VLSI Design, 2009, pp. 327 – 332.
  9. M. Abramovici and P. L. Levin, "Protecting integrated circuits from silicon Trojan horses," January/February 2009, http://www. mil-embedded. com/articles/id/3748.
  10. S. T. King, J. Tucek, A. Cozzie, C. Grier, W. Jiang, and Y. Zhou,"Designing and implementing malicious hardware," in Proceedings of the 1st Usenix Workshop on Large-Scale Exploits and Emergent Threats(LEET). San Francisco, California: USENIX Association, 2008, pp. 1–8.
  11. T. Kean, D. McLaren, and C. Marsh, "Verifying the authenticity of chip designs with the Design Tag system," in IEEE International Workshop on Hardware-Oriented Security and Trust (HOST'08), 2008, pp. 59 –64.
  12. R. S. Chakraborty, S. Paul, and S. Bhunia, "On-demand transparency for improving hardware Trojan detectability," in IEEE International Workshop on Hardware-Oriented Security and Trust (HOST'08), 2008,pp. 48 – 50.
  13. D. Flynn, "Amba: enabling reusable on-chip designs," Micro, IEEE, vol. 17, no. 4, pp. 20 – 27, 1997.
  14. A. Goel and W. R. Lee, "Formal verification of an ibm coreconnect processor local bus arbiter care," in Design Automation Conference, 2000. Proceedings 2000. 37th, 2000, pp. 196 – 200.
  15. F. Lin, H. Wang, and J. Bian, "Hw/sw interface synthesis based on Avalon bus specification for nios-oriented soc design," in Field-Programmable Technology, 2005. Proceedings. 2005 IEEE International Conference on, 2005, pp. 305 – 306.
  16. X. Xing, C. Zezong, J. Jing, and K. Hengyu, "Porting from
  17. wishbone bus to avalon bus in soc design," in Electronic Measurement and Instruments, 2007. ICEMI '07. 8th International Conference on, 2007, pp. 862 – 865.
  18. S. Murali and G. D. Micheli, "An application-specific design methodology for stbus crossbar generation," in Design, Automation and Test in Europe, 2005. Proceedings, 2005, pp. 1176–1181
  19. D. Agrawal, S. Baktir, D. Karakoyunlu, P. Rohatgi, and B. Sunar, "Trojan detection using IC fingerprinting," in IEEE Symposium on Security and Privacy (SP'07), 2007, pp. 296 – 310.
  20. F. Wolff, C. Papachristou, S. Bhunia, and R. Chakraborty, "Towards Trojan-free trusted ICs: problem analysis and detection scheme," in Proceedings, Design Automation and Test in Europe (DATE'09), Munich, Germany, March 10-14, 2008, pp. 1362–1365.
  21. J. Li and J. Lach, "At-speed delay characterization for IC authentication and Trojan horse detection," in IEEE International Workshop on Hardware-Oriented Security and Trust(HOST'08),2008,pp. 8–14.
Index Terms

Computer Science
Information Sciences

Keywords

Soc Amba trojan Circuit xilinx spartan