CFP last date
20 January 2025
Reseach Article

Performance Analysis of Parallel FIR Digital Filter using VHDL

by S. Balasubramaniam, R. Bharathi
International Journal of Computer Applications
Foundation of Computer Science (FCS), NY, USA
Volume 39 - Number 9
Year of Publication: 2012
Authors: S. Balasubramaniam, R. Bharathi
10.5120/4845-7109

S. Balasubramaniam, R. Bharathi . Performance Analysis of Parallel FIR Digital Filter using VHDL. International Journal of Computer Applications. 39, 9 ( February 2012), 1-6. DOI=10.5120/4845-7109

@article{ 10.5120/4845-7109,
author = { S. Balasubramaniam, R. Bharathi },
title = { Performance Analysis of Parallel FIR Digital Filter using VHDL },
journal = { International Journal of Computer Applications },
issue_date = { February 2012 },
volume = { 39 },
number = { 9 },
month = { February },
year = { 2012 },
issn = { 0975-8887 },
pages = { 1-6 },
numpages = {9},
url = { https://ijcaonline.org/archives/volume39/number9/4845-7109/ },
doi = { 10.5120/4845-7109 },
publisher = {Foundation of Computer Science (FCS), NY, USA},
address = {New York, USA}
}
%0 Journal Article
%1 2024-02-06T20:25:58.697375+05:30
%A S. Balasubramaniam
%A R. Bharathi
%T Performance Analysis of Parallel FIR Digital Filter using VHDL
%J International Journal of Computer Applications
%@ 0975-8887
%V 39
%N 9
%P 1-6
%D 2012
%I Foundation of Computer Science (FCS), NY, USA
Abstract

With the continuing trends to reduce the chip size and integrates multichip solution into a single chip solution it is important to limit the silicon area required to implement parallel FIR digital filter in VLSI implementation. The Need for high performance and low power digital signal processing is getting increased. Finite Impulse Response (FIR) filters are one of the most widely used fundamental devices performed in DSP system. This paper presents the performance analysis of parallel FIR digital filter, In this paper, Traditional FIR filter structure and FFA based FIR filter structure and symmetric convolution based FFA FIR filter are designed for 2-parallel filter (2*2). These entire filter structures are designed based on Carry Save Adder (CSA) and Ripple Carry Adder (RCA).Exchanging multipliers with adder is advantageous because adders weight less then multipliers in terms of silicon area. The performance of parallel FIR filter structure based on Ripple Carry Adder and Carry Save Adder will be compared.

References
  1. D.A parker & K.K. Parhi, Area efficient low power parallel FIR filter,VLSI signal process system. 1997, p.no 75-92, vol.17, no 1,
  2. J.G.chung and k.k.parhi, Frequency spectrum based low area low power parallel FIR Filter EURASIP J. Applied signal process.2002, volume 2002, no: 9, pp 444-453,.
  3. T.S. change and C.W.Jen, Hardware efficient pipeline programmable FIR filter design, IET Journals 2001, volume 148, Issue no: 6, page no: 227-232..
  4. Chawcheng, K.K.Parhi, Hardware efficient fast parallel FIR filter structure Based on Iterated short convolution. IEEE Transactions. 2004, vol.51, no 8.
  5. Zhi-jion mou, Pierre Duhamel, Short length FIR filters and their use in fast Non recursive filtering IEEE transaction on signal processing. June 1991 Vol 39 no.6,.
  6. Jose I.Acha, Computational structure for fast implementation of L-path and L-block digital filter. IEEE transaction on circuit and systems, Volume 36 No 6 Year 1989.
  7. Ing song lin and Sanjit k Mitra, Overlapped block digital filtering IEEE transaction on circuit and systems.1996, Vol .43 NO.8 ..
  8. C.Cheng and K.K.Parhi, Low cost parallel FIR structure with 2 stage parallelism Vol: 54 No: 2, P.P 280-290.
  9. Low power and area efficient FIR filter Implementation suitable for multiple taps IEEE transaction on VLSI. Vol.11 No.1 Feb 2003..
  10. Yu-chi Tsao and Ken choi, Area Efficient Parallel FIR Digital Filter structure for symmetric convolution based on Fast FIR Algorithm IEEE Transactions on VLSI, IEEE Transactions on VLSI, 2011. Issue:99
  11. Y. C. Lim, Design of discrete-coefficient-value linear phase FIR filters with optimum normalized peak ripple magnitude IEEE."transactions on Circuits and Systems, 37(12):1480-1486, December 1990. .
  12. Y. C. Lim and A. G. Constantinidies. . Linear phase FIR digital filter without multipliers. In Proceedings of IEEE International Symposium on Circuits and Systems, pages 185-188, Tokyo, Japan, July 1983.
  13. Y. C. Lm and B. Liu. . Design of cascade form FIR filters with discrete valued coefficients IEEE Transactions on Acoustics, Speech, and Signal processing pages 1735-1730, November 1988.
  14. Y. C. Lm and S. R. Parker. FIR filter design over a discrete powers-of-two coefficient space. IEEE Transactions on Acoustics, Speech, and Signal Processing, pages 583-591, .June 1983.
  15. Zhi-Jian Mou and Pierre Duhamel Fast FIR filtering: Algorithms and implementations, Signal Processing, 13(4):377-384, December 1987. ..
  16. Zhi-Jian Mou and Pierre Duhamel. A unified approach to the fast FIR fi1tering algorithms. In Proceedings of IEEE International Conference on Acoustics, Speech and Signal Processing, pages 1914-1917, New York, NY, April 1988.
  17. Zhi-Jian Mou and Pierre Duhamel filters and their use in fast nonrecursive filtering IEEE "transactions on Signal Processing, 39(6):1322-1332, June 1991. . Short-length FIR
  18. Keshab K. Parhi. Algorithms and architectures for high-speed and low-power digital signal processing. In Proceedings of 4th International Conference on Advances in Communications and Control, pages259-270, modes, Greece, June 1993.
  19. Keshab K. ParhiIn. . 'Ikading off concurrency for low-power in linear and non-linear computations. Proceedings of the IEEE Workshop on Nonlinear Signal Processing, pages 895-898, Halkidiki, Greece, June 1995.
  20. A.Zergainohand P.Duhamel. Implementation and performance of composite fast FIR filtering algorithms. In IEEE Signal Processing Society Workshop on VLSI Signal Processing, pages 267-276, Sakai, Japan, October 1995.
Index Terms

Computer Science
Information Sciences

Keywords

Digital Signal Processing (DSP) Fast Finite Impulse Response (FIR) Algorithms (FFA) Parallel FIR Very Large Scale Integration (VLSI)