We apologize for a recent technical issue with our email system, which temporarily affected account activations. Accounts have now been activated. Authors may proceed with paper submissions. PhDFocusTM
CFP last date
20 November 2024
Call for Paper
December Edition
IJCA solicits high quality original research papers for the upcoming December edition of the journal. The last date of research paper submission is 20 November 2024

Submit your paper
Know more
The week's pick
Responsive image
Improved Shuffled Frog Leaping Algorithm with Self-Adaptive Shuffling for Fuzzy Logic PD+G Controller Optimization in Robotic Manipulators

Duc Hoang Nguyen
Random Articles
Reseach Article

Impact of Channel Doping on DG-MOSFET Parameters in Nano Regime-TCAD Simulation

by Vinay Kumar Yadav, Ashwani K. Rana
journal cover thumbnail

International Journal of Computer Applications
Foundation of Computer Science (FCS), NY, USA
Volume 37 - Number 11
Year of Publication: 2012
Authors: Vinay Kumar Yadav, Ashwani K. Rana
10.5120/4732-6926

Vinay Kumar Yadav, Ashwani K. Rana . Impact of Channel Doping on DG-MOSFET Parameters in Nano Regime-TCAD Simulation. International Journal of Computer Applications. 37, 11 ( January 2012), 36-41. DOI=10.5120/4732-6926

@article{ 10.5120/4732-6926,
author = { Vinay Kumar Yadav, Ashwani K. Rana },
title = { Impact of Channel Doping on DG-MOSFET Parameters in Nano Regime-TCAD Simulation },
journal = { International Journal of Computer Applications },
issue_date = { January 2012 },
volume = { 37 },
number = { 11 },
month = { January },
year = { 2012 },
issn = { 0975-8887 },
pages = { 36-41 },
numpages = {9},
url = { https://ijcaonline.org/archives/volume37/number11/4732-6926/ },
doi = { 10.5120/4732-6926 },
publisher = {Foundation of Computer Science (FCS), NY, USA},
address = {New York, USA}
}
%0 Journal Article
%1 2024-02-06T20:24:05.441553+05:30
%A Vinay Kumar Yadav
%A Ashwani K. Rana
%T Impact of Channel Doping on DG-MOSFET Parameters in Nano Regime-TCAD Simulation
%J International Journal of Computer Applications
%@ 0975-8887
%V 37
%N 11
%P 36-41
%D 2012
%I Foundation of Computer Science (FCS), NY, USA
Abstract

Double gate MOSFET is one of the most promising and leading contender for nano regime devices. In this paper we investigate the impact of channel engineering on double gate MOSFET by using different channel doping. Sentaurus TCAD simulator is used to analyze the channel engineering of double gate MOSFET. It is observed in the results that we can change the threshold voltage by changing the channel doping. The impact of channel engineering also observed on performance parameters of the DG-MOSFET such as on current, off current, drain induced barrier lowering, sub-threshold slope and carrier mobility. Thus, an optimized value of the channel doping will be projected for future reference in context of leakage power. Thus channel engineering will play an important role in optimizing the device parameters.

References
  1. G. Moore: “Cramming more components onto integrated circuits” Electronics 38, 114 (1965).
  2. Jean-Pierre Colinge, Editor, “FinFET and Other Multi-Gate Transistors”, Springer, 2008, pp. 1-13.
  3. Ieong M, Wong H S P, Nowak E, Kedzierski J and Jones E C “High performance double-gate device technology challenges and opportunities” Proc. Int. Symp. On Quality Electronic Design, 2002, pp. 492–495.
  4. Mehdi Zahid Sadi, Nittaranjan Karmakar, Mohammed Khorshed Alam, M. S.Islam, “Comparative Analysis of Subthreshold Swing Models for Different Double Gate MOSFETs”, 5th International Conference on Electrical and Computer Engineering ICECE 2008, 20-22 December 2008, Dhaka, Bangladesh.
  5. “Sentaurus Device User Guide”, Version A-2008.09, September 2008, Synopsys International.
  6. ISE TCAD: Synopsys Sentaurus Device simulator.
  7. Markowich, P.A. (1986) “The stationary semiconductor equations, in Selberherr (Ed), Computational Microelectronics”, (Springer Verlag, Wien, New York)
  8. Mayergoyz, I.D. (1986) “Solution of the non-linear Poisson equation of semiconductor device theory”, J. Appl. Phys., 59, pp.195-199.
  9. K. Roy and S. C. Prasad, Low-Power CMOS VLSI Circuit Design. New York: Wiley, 2000, ch. 5, pp. 214–219.
  10. Heng-Sheng Huang, Shuang-Yuan Chen, Yu-Hsin Chang, Hai-Chun Line, Woei-Yih Lin, “TCAD simulation of using pocket implant in 50nm n-MOSFETs ,” International symposium on nano science and technology, Tainan, TAIWAN, 20-21 November 2004.
  11. Y. Taur and T. H. Ning, Fundamentals of Modern VLSI Devices, New York, USA: Cambridge University Press, 1998.
  12. R. H. Dennard, F. H. Gaensslen, H. N. Yu, V. L. Rideout, E. Bassous and A. R. LeBlanc, “Design of Ion-Implanted MOSFETs With Very Small Physical Dimensions,” IEEE Journal of Solid-State Circuit, SC-9 256, 1974.
  13. Kunihiro Suzuki, et al, “Scaling Theory for Double-Gate SOI MOSFET’s,” IEEE Trans. Electron Devices, vol. 40, no. 12, pp. 2326–2329, Dec. 1993.
  14. Aritra Dey, Anjan Chakravorty, Nandita DasGupta and Amitava DasGupta, “Analytical Model of Subthreshold Current and Slope for Asymmetric 4-T and 3-T Double-Gate MOSFETs,” IEEE Trans. Electron Devices, vol. 55, no. 12, Dec, 2008.
  15. N.Mohankumar, Binit Syamal, and Chandan Kumar Sarkar, “Influence of Channel and Gate Engineering on the Analog and RF Performance of DG MOSFETs,” IEEE Transactions On Electron Devices, Vol. 57, 2010.
  16. Huaxin Lu., Wei-Yuan Lu., and Yuan Taur, “Effect of body doping on double-gate MOSFET characteristics,” Semicond. Sci. Technol., 23, 2008, doi: 10.1088/0268-1242/23/1/015006.
  17. A. Kranti, Y. Hao, G.A. Armstrong, “Performance projections and design optimization of planar double-gate SOI MOSFETs for logic technology applications,” Semicond. Sci. Technol. 23, 2008.
  18. S. Sharma, P. Kumar, “Optimizing effective channel length to minimize short channel effects in sub 50 nm single/double-gate SOI MOSFETs,” J. Semicond. Technol. Sci. 8, pp.170–177, 2008.
Index Terms

Computer Science
Information Sciences

Keywords

DG-MOSFET MOSFET scaling SS-sub threshold slope DIBL-drain induced barrier lowering

Powered by PhDFocusTM