CFP last date
20 January 2025
Call for Paper
February Edition
IJCA solicits high quality original research papers for the upcoming February edition of the journal. The last date of research paper submission is 20 January 2025

Submit your paper
Know more
The week's pick
Responsive image
SFLA-Based Line Balancing and Task Optimization in Master-Slave Controlled Hanger Transportation Systems for Garment Production

Duc Hoang Nguyen
Random Articles
Reseach Article

Hardware Acceleration of Histogram Equalization and Image Sharpening Filter on NIOS-II Processor Based SOC on FPGA

by Ramakrishna.M, Kishore Kumar.M, Addanki Purna Ramesh
journal cover thumbnail

International Journal of Computer Applications
Foundation of Computer Science (FCS), NY, USA
Volume 31 - Number 1
Year of Publication: 2011
Authors: Ramakrishna.M, Kishore Kumar.M, Addanki Purna Ramesh
10.5120/3957-5401

Ramakrishna.M, Kishore Kumar.M, Addanki Purna Ramesh . Hardware Acceleration of Histogram Equalization and Image Sharpening Filter on NIOS-II Processor Based SOC on FPGA. International Journal of Computer Applications. 31, 1 ( October 2011), 48-54. DOI=10.5120/3957-5401

@article{ 10.5120/3957-5401,
author = { Ramakrishna.M, Kishore Kumar.M, Addanki Purna Ramesh },
title = { Hardware Acceleration of Histogram Equalization and Image Sharpening Filter on NIOS-II Processor Based SOC on FPGA },
journal = { International Journal of Computer Applications },
issue_date = { October 2011 },
volume = { 31 },
number = { 1 },
month = { October },
year = { 2011 },
issn = { 0975-8887 },
pages = { 48-54 },
numpages = {9},
url = { https://ijcaonline.org/archives/volume31/number1/3957-5401/ },
doi = { 10.5120/3957-5401 },
publisher = {Foundation of Computer Science (FCS), NY, USA},
address = {New York, USA}
}
%0 Journal Article
%1 2024-02-06T20:17:02.505508+05:30
%A Ramakrishna.M
%A Kishore Kumar.M
%A Addanki Purna Ramesh
%T Hardware Acceleration of Histogram Equalization and Image Sharpening Filter on NIOS-II Processor Based SOC on FPGA
%J International Journal of Computer Applications
%@ 0975-8887
%V 31
%N 1
%P 48-54
%D 2011
%I Foundation of Computer Science (FCS), NY, USA
Abstract

In this paper, we presents a framework for hardware accelerating methods for video post processing system implemented on FPGA. The histogram equalization and image-sharpening filter are the algorithms ported onto the SOC having Altera NIOS-II soft processor. Custom instructions are chosen by identifying the most frequently used tasks in the algorithm and the instruction set of NIOS-II processor has been extended. Saturation and the Histogram are the new instructions added to the processor that are implemented in hardware and interfaced to the NIOS-II processor. The software implementation of the algorithms has been modified to use the new instructions added for computing the saturation and histogram calculation. Performance of the software implementation of the histogram equalization and sharpening algorithms is boosted by these new instructions added to the NIOS-II processor. The comparison shows that the implemented tasks have been accelerated by “multiple” times. The saturation instruction is generic instruction, which can be used in many Image processing applications. The benefit of speed is obtained at the cost of very small hardware resources.

References
  1. Petcharat Pattanasethanon * and Boonwat Attachoo†,”A Unified Histogram And Laplacian Based For Image Sharping “IEEE International Conference(2009), June .1125-1130, 2009. Bangkok, Thailand.
  2. Boonwat Attachoo and Percharat Pattanasethanon, “A New Approach for Colored Satellite Image Enhancement” IEEE International Conference on Robotics and Biomimetics (IEEE ROBIO 2008), Feb. 22-25, 2009. Bangkok, Thailand
  3. Boonwat Attachoo and Petcharat Pattanasethanon,“Comparison of satellite image contrastenhancement”, The 1stJoint International Conference on Information Communication Technology (JICT 2007), 19-22 December 2007, Vientiane Lao PDR.
  4. K. S. Sim, “Recursive sub-image Histogram Equalization applied to gray scale image,” Pattern recognition Letter, Vol.28, pp.1209-1221, 2007.
  5. Zhiyu chen and etc. “Gray Level Grouping (GLG): AnAutomatic Method for Optimized Image Contrast Enhancement- Part I: The basic Method”IEEE Transactions on image processing, vol.15 , August 2006, pp.2290-2302
  6. Takahiko Horiuchi, Kunio Watanabe, Shoji Tominaga,“Adaptive filtering for color image sharpening and denoising”, Image Analysis and Processing Workshops, 2007. ICIAPW 2007, 14th International Conference on 10-13 Sept. 2007 Page196 – 201
  7. Winter, M.E.; Winter, E.M.; Beaven, S.G.; Ratkowski, A.J. “Hyperspectral Image sharpening Using Multispectral data” IEEE - Aerospace Conference, 2007, 3-10 March 2007 Page(s):1 - 9
  8. Xing san, Hua Cai and Jiang Li, “Color image coding by using inter color correlation”, IEEE International Conference on Image Processing, 2006, 8-11 Oct. Page(s):3117 - 3120
  9. H.D. Cheng and X. J. Shi, “A simple and Effective Histogram Equalization Approach to Image Enhancement”,Digital Signal Processing, vol. 14, pp. 158-170, 2004
  10. Fabrizio Russo, “An Image enhancement Technique combining sharpening and noise reduction” IEEE Transaction on instrumentation and measurement, Vol.51 No. 4, August 2002h
  11. Toet A., “Multiscale color image enhancement”,IEEE, International Conference on Inage Processing and it Application,ICIP1992, Maastricht, Netherlands, 7-9, April, 1992
  12. Jonathan Parri, Miodrag Bolic&Voicu Groza “Custom Instruction Hardware Integration within a SoC Hybrid Environment”, 6th IEEE International Symposium on Applied Computational Intelligence and Informatics May 19–21, pp-517-522,2011 •
  13. ALTERA “Introduction to the Altera NIOS –II Processor” www.ALTERA.COM
  14. ALTERA “NIOS –II Processor Custom instruction user guide” www.ALTERA.COM
  15. ALTERA “NIOS –II system architecture design tutorial” www.ALTERA.COM.
Index Terms

Computer Science
Information Sciences

Keywords

Histogram equalization SOC NIOS-II soft processor FPGA

Powered by PhDFocusTM