The week's pick
Random Articles
Reseach Article
Effect of Interrupt Logic on Delay Balancing Circuit
| International Journal of Computer Applications |
| Foundation of Computer Science (FCS), NY, USA |
| Volume 27 - Number 4 |
| Year of Publication: 2011 |
| Authors: N. Suresh Kumar, Dr. D.V. Rama Koti Reddy |
10.5120/3288-4479
|
N. Suresh Kumar, Dr. D.V. Rama Koti Reddy . Effect of Interrupt Logic on Delay Balancing Circuit. International Journal of Computer Applications. 27, 4 ( August 2011), 26-30. DOI=10.5120/3288-4479
Abstract
Delay elements are added in wave-pipelined circuit to improve the performance of the circuit by reducing the delay difference of the longest and the shortest paths. But it is very difficult to obtain exact delay needed in the circuit. Instead in the present system Interrupt logic is used for delay balancing, thereby providing more feasible and accurate circuit path.
References
- Suryanarayana B. Tatapudi, Student Member, IEEE and José G. Delgado-Frias, Senior Member, IEEE,A Mesychronous high performancedigital systems, VOL. 53, NO. 5, MAY 2006.
- C.Thomas gay, “Timing constraints for wave pipelinedsystems” IEEE transactions on Computer aided design of integrated circuits, vol13,no.8, august 1994.
- Jabulani Nyathi, “A high performance hybrid wave pipelined linear feedback shift register with skew tolerant clocks”, IEEE, 1384- 1387,2004.
- Mohammad Maymandi, “A digital programmable delay element: Design and analysis”, IEEE transaction VLSI systems, Vol.11, no.5,October 2003.
- David E. Duarte, “A Clock Power Model to Evaluate Impact of Architectural and Technology Optimizations”, IEEE transactions on very large scale integration (VLSI) systems, vol. 10, no. 6, December 2002.
- Wayne P. Burleson, “Wave-Pipelining: A Tutorial and Research Survey”, IEEE transactions on very large scale integration (VLSI) systems, vol. 6, no. 3, September 1998.
- L. Cotten, “Maximum rate pipelined systems,” in Proc. AFIPS Spring Joint Comput. Conf., 1969.
- EBY G. Friedman, “Clock Distribution Networks in Synchronous Digital Integrated Circuits”, Invited paper,proceedings of the IEEE, VOL. 89, NO. 5, May 2001 665.
- S. H. Unger, C. J. Tan, “Clocking schemes for high-speedDigital systems,” IEEE Trans. on Computers, vol. C-35,No. 10, Oct. 1986, pp. 880-895.
- Sai.Weng Sin, “Novel Timing skew insensitive, Multiphase clock generation scheme for parallel DAC and N-path filter”, RIUPEEEC 2006, pp133-136
- Silberman et al., “A 1.0-GHz Single-Issue 64-Bit PowerPCInteger processor,” IEEE Journal of Solid State Circuits,vol. 33, Nov. 1998, pp. 1600-07.
- D. Harris et al., “Skew-Tolerant Domino circuits” ISSCCDigest of Technical Papers, Feb 1997, pp. 416-417.
- Stephen h. unger,”Clocking Schemes for High-Speed Digital Systems”, IEEE Transactions on computers, vol. c-35, no. 10, October 1986, pp880-895.
- Nandigam.S, “A New Method to Enhance Performance of Digital Frequency Measurement and Minimize the Clock Skew”, accepted to publish in the future issue of IEEE Sensor J.
- T.N. Prabakar, “Design and implementation of an Asynchronous Controller for FPGA Based Asynchronous Systems”, 2010International Journal of Computer Applications (0975 - 8887) Volume 1 – No. 21, pp 23- 29.
Index Terms
Keywords