The week's pick
Reseach Article
Implementation of High Speed FIR Filter using Serial and Parallel Distributed Arithmetic Algorithm
| International Journal of Computer Applications |
| Foundation of Computer Science (FCS), NY, USA |
| Volume 25 - Number 7 |
| Year of Publication: 2011 |
| Authors: Narendra Singh Pal, Harjit Pal Singh, R.K.Sarin, Sarabjeet Singh |
10.5120/3043-4131
|
Narendra Singh Pal, Harjit Pal Singh, R.K.Sarin, Sarabjeet Singh . Implementation of High Speed FIR Filter using Serial and Parallel Distributed Arithmetic Algorithm. International Journal of Computer Applications. 25, 7 ( July 2011), 26-32. DOI=10.5120/3043-4131
Abstract
This paper describes the implementation of highly efficient multiplierless serial and parallel distributed arithmetic algorithm for FIR filters. Distributed Arithmetic (DA) had been used to implement a bit-serial scheme of a general symmetric version of an FIR filter due to its high stability and linearity by taking optimal advantage of the look-up table (LUT) based structure of FPGAs. The performance of the bit-serial and bit-parallel DA technique for FIR filter design is analyzed and the results are compared to the conventional FIR filter design techniques. The proposed algorithm has been synthesized with Xilinx ISE 10.1i and implemented as a target device of Spartan3E FPGA.
References
- Mohamed al mahdi Eshtawie and Masurie Bin Othman,”An Algorithm Proposed For FIR Filter Cofficent Representation” International Journel of Mahematics and computer Sciences 2008.pp24-30.
- John G. Prokis, Manolakis, ”Digital Signal Processing” Principles ,algorithm and applications (Fourth Edition)-2008
- Antolin Agatep, “Xilinx Spartan-II FIR Filter Solution”, WP116 (v1.0) April 5, 2000
- M. Yamada, and A. Nishihara, “High-Speed FIR Digital Filter with CSD Coefficients Implemented on FPGA”, in Proceedings of IEEE Design Automation Conference , 2001, pp. 7-8.
- M.A. Soderstrand, L.G. Johnson, H. Arichanthiran, M. Hoque, and R. Elangovan, “Reducing Hardware Requirement in FIR Filter Design”, in Proceedings IEEE International Conference on Acoustics, Speech, and Signal Processing 2000, Vol. 6, pp. 3275 – 3278
- Martinez-Peiro, J. Valls, T. Sansaloni, A.P. Pascual, and E.I. Boemo, “A Comparison between Lattice, Cascade and Direct Form FIR Filter Structures by using a FPGA Bit-Serial DA Implementation”, in Proceedings of IEEE International Conference on Electronics, Circuits and Systems, 1999, Vol. 1,pp. 241 – 244.
- A. Croisier, D. J. Esteban, M. E. Levilion, and V. Rizo, “Digital Filter for PCM Encoded Signals”, U.S. Patent No. 3,777,130, issued April, 1973
- H. Yoo, and D. Anderson, “Hardware-Efficient Distributed Arithmetic Architecture for High-Order Digital Filters”, in Proceedings of IEEE International Conference on Acoustics, Speech, and Signal Processing, 2005, Vol. 5, pp. 125 – 128.
- T.Vigneswarn and P.Subbarami Reddy”Design of Digital FIR Filter Based on DDA algorithm” Journal of Applied Science ,2007
- Stanley A. White,”Application of Distributed Arithmetic to Digital Signal Processing: A Tutorial Review” IEEE Acoustic speech signal processing Magazine, July 1989
- Attri, S.; Sohi, B.S.; Chopra, Y.C.; “Efficient design of application specific DSP cores using FPGAs” in Proceedings of 4th IEEE International Conference on application specific integrated circuits Oct. 2001 Page(s):462 – 466
- Samir Palnitkar,”Verilog HDL A guide to Digital Design and Synthesis”Second Edition-2007.
Index Terms
Keywords