We apologize for a recent technical issue with our email system, which temporarily affected account activations. Accounts have now been activated. Authors may proceed with paper submissions. PhDFocusTM
CFP last date
20 November 2024
Call for Paper
December Edition
IJCA solicits high quality original research papers for the upcoming December edition of the journal. The last date of research paper submission is 20 November 2024

Submit your paper
Know more
Reseach Article

High Speed CT Image Reconstruction using FPGA

by Payal Aggarwal, Rajesh Mehra
International Journal of Computer Applications
Foundation of Computer Science (FCS), NY, USA
Volume 22 - Number 4
Year of Publication: 2011
Authors: Payal Aggarwal, Rajesh Mehra
10.5120/2574-3550

Payal Aggarwal, Rajesh Mehra . High Speed CT Image Reconstruction using FPGA. International Journal of Computer Applications. 22, 4 ( May 2011), 7-10. DOI=10.5120/2574-3550

@article{ 10.5120/2574-3550,
author = { Payal Aggarwal, Rajesh Mehra },
title = { High Speed CT Image Reconstruction using FPGA },
journal = { International Journal of Computer Applications },
issue_date = { May 2011 },
volume = { 22 },
number = { 4 },
month = { May },
year = { 2011 },
issn = { 0975-8887 },
pages = { 7-10 },
numpages = {9},
url = { https://ijcaonline.org/archives/volume22/number4/2574-3550/ },
doi = { 10.5120/2574-3550 },
publisher = {Foundation of Computer Science (FCS), NY, USA},
address = {New York, USA}
}
%0 Journal Article
%1 2024-02-06T20:08:30.867642+05:30
%A Payal Aggarwal
%A Rajesh Mehra
%T High Speed CT Image Reconstruction using FPGA
%J International Journal of Computer Applications
%@ 0975-8887
%V 22
%N 4
%P 7-10
%D 2011
%I Foundation of Computer Science (FCS), NY, USA
Abstract

Tomographic image reconstruction methods suffer from time consuming back projection steps due to large computation. This drawback can be minimized by its hardware implementation on FPGA to provide high speed image reconstruction. This paper presents the reconfigurable design of filtered backprojection (FBP) for parallel beam CT. The proposed design has been implemented by efficiently utilizing the embedded multipliers and LUTs of target FPGA device. The design has been developed using MATLAB and synthesized with Xilinx synthesis tool (XST) and implemented on Virtex 2 Pro based xc2vp30-7ff896 target device. The results show that the proposed design can operate at a maximum frequency of 144.744 MHz to provide high speed solution for image processing applications.

References
  1. Jun Zhao,Yann Jin,Yang Lu, Ge Wang, “ A filtered backprojection algorithm for triple-source helical cone-beam CT”, IEEE Trans. On Medical Imaging, vol. 28, no.3, pp. 384-393, March 2009.
  2. Liang Li, Zhiqiang Chem, Yuxiang Xing, Li Zhang, Kejun Kang, Ge Wang, “ A general exact method for synthesizing parallel-beam projections from cone-beam projections by filtered backprojection”, In Proceedings of the IEEE Nuclear Science Symposium Conference Record, vol. 6, no.21,pp. 3476-3479, 2006
  3. Jingfei Deng, Bin Yan, Jianxin Li, Lei Li, China Nat, “Parallel no-waiting pipelining accelerating CT image reconstruction based on FPGA”, In Proceedings of the 3rd IEEE International Conference on Biomedical Engineering and Informatics, pp. 451-455,BMEI 2010.
  4. M. KachelrieB, M. Knaup, and O. Bockenbach, “Hyperfast parallel-beam and cone-beam backprojection using the cell general purpose hardware”, International Journal of Medical Physics Research and Practice, vol. 34, No.4, pp. 1474-1486, 2007
  5. M. Knaup and M. KachelrieB, “Acceleration techniques for 2D parallel and 3D perspective forward and backprojections”, In Proceedings of the 1st Workshop on High Performance Image Reconstruction and the 9th International Meeting on Fully 3D Image Reconstruction, pp. 45-48, 2007.
  6. S. Basu and Y. Bresler,“O(N2 log2 N) filtered backprojection reconstruction algorithm for tomography”, IEEE Trans. on Image Processing ,vol. 9, No. 10, pp. 1760–1773, October 2007.
  7. Scherl H, Keck B, Kowarschik M and Hornegger J “Fast GPU-based CT reconstruction using the Common Unified Device Architecture,” In Proceedings of IEEE Nuclear Science Symposium Conference Record, vol.6, pp. 4464-4466, NSS 2007.
  8. Y. Okitsu, F. Ino and K. Hagihara, “Accelerating Cone Beam Reconstruction Using the CUDA-Enabled GPU”, In Proceedings of the 15th International Conference on High Performance Computing (HiPC), pp. 108-119, 2008
  9. M. Leeser, “Parallel-beam backprojection: An FPGA implementation optimized for medical imaging”, In Proceedings of the ACM/SIGDA 10th International Symposium on Field-programmable gate arrays, pp. 217-226, 2002
  10. D. Stsepankou, K. Kornmesser and J. Hesser, “FPGA acceleration of cone-beam reconstruction for the X-ray CT”, In Proceedings of the IEEE International Conference on Field-Programmable Technology, The University of Queensland, pp. 327-330, 2004
  11. Zhiqiang Que, Yongxin Zhu, Xuan Wang, Jibo Yu, Tian Huang, Zhe Zheng, Li Yang,Feng Zhao and Yuzhuo Fu,“ Implementing Medical CT algorithms on Stand-alone FPGA based systems using an efficient workflow with Sysgen and Simulink”, In Proceedings with 10th IEEE International Conference on Computer and Information Technology, pp. 2391-2396,2010
  12. Pranamita Basu and Prof. Manjunatha M., “VHDL Modeling and Simulation of Parallel-Beam Filtered Backprojection for CT Image Reconstruction”, In Proceedings of the IEEE International Conference on Multimedia, Signal Processing and Communication Technologies, pp. 213-216, 2009
  13. Jimmy Xu, Nikhil Subramanian, Adam Alessio and Scott Hauck, “Impulse C vs. VHDL for Accelerating Tomographic Reconstruction”, In Proceedings of the 18th IEEE Annual International Symposium on Field-Programmable Custom Computing Machines, pp. 171-174, 2010
  14. A. Averbuch, R.R. Coifman, D.L. Donoho, M. Israeli, Y. Shkolnisky and I. Sedelnikov, “A framework for discrete integral transformations II – the 2D discrete Radon transform”, International Journal on Scientific Computing, vol. 30, No.2, pp. 785-803, SIAM 2008
  15. ModelSim SE User’s Manual Version 6.2h, May 2007
Index Terms

Computer Science
Information Sciences

Keywords

Computed Tomography FPGA LUT MATLAB VHDL