International Journal of Computer Applications |
Foundation of Computer Science (FCS), NY, USA |
Volume 22 - Number 3 |
Year of Publication: 2011 |
Authors: Aso.M.Raymond, Dr.C.Arun |
10.5120/2562-3520 |
Aso.M.Raymond, Dr.C.Arun . Design and VLSI Implementation of a High Throughput Turbo Decoder. International Journal of Computer Applications. 22, 3 ( May 2011), 33-37. DOI=10.5120/2562-3520
Turbo codes are one of the most efficient error correcting code which approaches the Shannon limit. However the major drawback of turbo codes is its high latency due to its iterative decoding process. The high throughput in turbo decoder can be achieved by parallelizing several Soft Input Soft Output(SISO) units together. In this way, multiple SISO decoders work on the same data frame at the same time. When more number of SISO decoders is connected parallel, the turbo interleaver creates a bottleneck in the system due to the contentions it introduces in accesses to memory. This delays the decoding process. In this paper, an advanced parallel interleaver called Quadratic Permutation Polynomial (QPP)interleaver is used which resolves the memory collisions introduced by parallel SISO decoders. The required area for the chip can be reduced by the help of efficient utilization of the SISO decoders. A method called Next Iteration Initialization is also used in order to reduce latency produced by a turbo decoder. The proposed Turbo decoder is expected to provide a throughput above 100Mbps.