The week's pick
Random Articles
Reseach Article
MAC Implementation using Vedic Multiplication Algorithm
| International Journal of Computer Applications |
| Foundation of Computer Science (FCS), NY, USA |
| Volume 21 - Number 7 |
| Year of Publication: 2011 |
| Authors: Manoranjan Pradhan, Rutuparna Panda |
10.5120/2522-3429
|
Manoranjan Pradhan, Rutuparna Panda . MAC Implementation using Vedic Multiplication Algorithm. International Journal of Computer Applications. 21, 7 ( May 2011), 26-28. DOI=10.5120/2522-3429
Abstract
The paper presents the implementation of MAC (multiplier-accumulator) unit using Vedic multiplier. The speed of MAC depends on the speed of the multiplier. The Vedic multiplier uses “Urdhva Tiryagbhyam” algorithm. The proposed MAC unit is coded in VHDL, synthesized and simulated using Xilinx ISE 10.1 software. The MAC is implemented on a FPGA device XC2S200-6PQ208 using Xilinx ISE10.1 tool. The proposed design shows improvement of speed over the design presented in [1].
References
- M. Ramalatha , K. D. Dayalan , P. Dharani , and S. D. Priya , “High Speed Energy Efficient ALU Design using Vedic Multiplication Technique ,” Lebanon , pp. 600-603, July 2009.
- P. Mehta, and D. Gawali, “Conventional versus Vedic Mathematical Method for Hardware Implementation of a Multiplier,” International Conf. on Advances in Computing, Control, and Telecommunication Technologies, Trivandrum, Kerala, India, pp. 640-642, 2009.
- H. S. Dhillon , and A. Mitra , “A Reduced-Bit Multiplication Algorithm for Digital Arithmetic ,” International Journal of Computational and Mathematical Sciences, pp. 64-69, Spring 2008.
- V. A. Pedroni ,” Circuit Design with VHDL ,” 2008.
- M.Pradhan, R.Panda, “Design and Implementation of Vedic Multiplier”, A.M.S.E. Journal,Series D,Computer Science and Statistics, France ,vol.15,Issue2,pp.1-19,July 2010.
- Jagadguru Swami Sri Bharati Krisna Tirthaji Maharaja, “Vedic mathematics”, Motilal Banarsidass Publishers Pvt. Ltd, Delhi, 2009.
- T.T Hoang, M. Sjalander, “Double Throughput Multiply Accumulate Unit for Flexcore Processor Enhancements”, IEEE International Symposium on Parallel & Distributed Processing, pp 1-4, 2009.
- S.Kumarvel, Rmarimuthu, “VLSI Implementation of High Preference RSA Algorithm”, International Conference on CIMA, pp 126-128,2007.
- Kihak Shin, Ik Kyun Oh, Sang Min, Beom Seom Ryu,Kie Young Lee and Tae Won Cho “ A Multi-Level Approach to Low Power Mac Design” IEEE Trans.VLSI systems, vol 48 , pp 361- 763, 1999.
- S. Shanthala, C.P. Raj, “Design and VLSI Implementation of Pipelined Multiply Accumulate Unit”, International Conference on ETET-09, pp 381-386, 2009.
Index Terms
Keywords