CFP last date
20 January 2025
Call for Paper
February Edition
IJCA solicits high quality original research papers for the upcoming February edition of the journal. The last date of research paper submission is 20 January 2025

Submit your paper
Know more
The week's pick
Responsive image
SFLA-Based Line Balancing and Task Optimization in Master-Slave Controlled Hanger Transportation Systems for Garment Production

Duc Hoang Nguyen
Random Articles
Reseach Article

Case Tool: Fast Interconnections with New 3-Disjoint Paths MIN Simulation Module

by Ravi Rastogi, Amit Singh, Nikhil Singhal, Nitin, Durg Singh Chauhan
journal cover thumbnail

International Journal of Computer Applications
Foundation of Computer Science (FCS), NY, USA
Volume 19 - Number 6
Year of Publication: 2011
Authors: Ravi Rastogi, Amit Singh, Nikhil Singhal, Nitin, Durg Singh Chauhan
10.5120/2365-3110

Ravi Rastogi, Amit Singh, Nikhil Singhal, Nitin, Durg Singh Chauhan . Case Tool: Fast Interconnections with New 3-Disjoint Paths MIN Simulation Module. International Journal of Computer Applications. 19, 6 ( April 2011), 24-29. DOI=10.5120/2365-3110

@article{ 10.5120/2365-3110,
author = { Ravi Rastogi, Amit Singh, Nikhil Singhal, Nitin, Durg Singh Chauhan },
title = { Case Tool: Fast Interconnections with New 3-Disjoint Paths MIN Simulation Module },
journal = { International Journal of Computer Applications },
issue_date = { April 2011 },
volume = { 19 },
number = { 6 },
month = { April },
year = { 2011 },
issn = { 0975-8887 },
pages = { 24-29 },
numpages = {9},
url = { https://ijcaonline.org/archives/volume19/number6/2365-3110/ },
doi = { 10.5120/2365-3110 },
publisher = {Foundation of Computer Science (FCS), NY, USA},
address = {New York, USA}
}
%0 Journal Article
%1 2024-02-06T20:06:17.868705+05:30
%A Ravi Rastogi
%A Amit Singh
%A Nikhil Singhal
%A Nitin
%A Durg Singh Chauhan
%T Case Tool: Fast Interconnections with New 3-Disjoint Paths MIN Simulation Module
%J International Journal of Computer Applications
%@ 0975-8887
%V 19
%N 6
%P 24-29
%D 2011
%I Foundation of Computer Science (FCS), NY, USA
Abstract

Multi–stage interconnection networks (MIN) can be designed to achieve fault tolerance and collision solving by providing a set of disjoint paths. In this paper, we are discussing the new simulator added to the tool designed for developing fault-tolerant MINs. The designed tool is one of its own kind and will help the user in developing 2 and 3-disjoint path networks. The java technology has been used to design the tool and have been tested on different software platform.

References
  1. T.Y. Feng, A survey of interconnection networks, IEEE Computer 14, pp. 12-27, 1981.
  2. G.B. Adams III, D.P. Agrawal and H.J. Siegel, A survey and comparison of fault-tolerant multi-stage interconnection networks, IEEE Computer 20, pp. 14-27, 1987.
  3. W.J. D`ally, Scalable Switching Fabrics for Internet Routers, White paper, Avici Systems Incorporation, 2001.
  4. L.N. Bhuyan, Special issue of interconnection networks, IEEE Computer, Vol. 20 (6), June 1987.
  5. H.J. Siegel, Interconnection Network for Large Scale Parallel Processing: Theory and Case Studies, McGraw Hill, ISBN 0-07-057561-4, 1990.
  6. K. Hwang, Advanced Computer Architecture: Parallelism, Scalability, Programmability, Tata McGraw-Hill, India, ISBN 0-07-053070-X, 2000.
  7. J. Duato, S. Yalamanchili and L.M. Ni, Interconnection Networks: An Engineering Approach, Morgan Kaufmann, ISBN 1-55860-852-4, 2003.
  8. W.J. Dally and B. Towles, Principles and Practices of Interconnection Networks, Morgan Kaufmann, San Francisco, ISBN 978-0-12-200751-4, 2004.
  9. H.R. Arabnia and M.A. Oliver, Arbitrary Rotation of Raster Images with SIMD Machine Architectures, International Journal of Eurographics Association (Computer Graphics Forum), 6(1), pp. 3-12, 1987.
  10. S.M. Bhandarkar, H.R. Arabnia and J.W. Smith, A Reconfigurable Architecture For Image Processing And Computer Vision, International Journal of Pattern Recognition And Artificial Intelligence, 9(2), pp. 201-229, 1995.
  11. S.M. Bhandarkar and H.R. Arabnia, The Hough Transform on a Reconfigurable Multi-Ring Network, Journal of Parallel and Distributed Computing, 24(1), pp. 107-114, 1995.
  12. M.A. Wani and H.R. Arabnia, Parallel Edge-Region-Based Segmentation Algorithm Targeted at Reconfigurable Multi-Ring Network, The Journal of Supercomputing, 25(1), pp. 43-63, 2003.
  13. J. Duato, A New Theory of Deadlock-free Adaptive Routing in Wormhole Networks, IEEE Transactions on Parallel and Distributed Systems, 4(12), pp. 1320-1331,1993.
  14. J. Duato, A Necessary and Sufficient Condition for Dead lock-free Adaptive Routing in Wormhole Networks, IEEE Transactions on Parallel and Distributed Systems, 6(10), pp. 1055-1067,1995.
  15. W.J. Dally and C.L. Seitz, Deadlock-Free Message Routing in Multiprocessor Interconnection Networks, IEEE Transactions on Computers, C-36(5), pp. 547-553, 1987.
  16. W.J. Dally and H. Aoki, Deadlock-Free Adaptive Routing in Multi computer Networks Using Virtual Channels, IEEE Transactions on Parallel Distributed Systems, 4(4), 1993.
  17. J. Duato, Deadlock-Free Adaptive Routing Algorithms for the 3DTorus: Limitations and Solutions, In Proceedings of Parallel Architectures and Languages Europe 93, 1993.
  18. Nitin and A. Subramanian, Efficient Algorithms to Solve Dynamic MINs Stability Problems using Stable Matching with Complete TIES, Journal of Discrete Algorithms, 6(3), pp. 353-380, 2008.
  19. A. Singh, W.J. Dally, A.K. Gupta, B. Towels, Adaptive Channel Queue Routing on k-ary n-cubes, Proceedings of the sixteenth annual ACM symposium on Parallelism in algorithms and architectures, 2004.
  20. Nitin, S. Garhwal and N. Srivastava, Designing a Fault-tolerant Fully-chained Combining Switches Multi-stage Interconnection Network with Disjoint Paths, The Journal of Supercomputing, DOI 10.1007/s11227-009-0336-z, pp. 1-32, 2009.
  21. Nitin and D.S. Chauhan, Comparative Analysis of Traffic Patterns on k-ary n-tree using Adaptive Algorithms based on Burton Normal Form, Journal of Supercomputing, DOI: 10.1007/s11227-010-0454-7, pp. 1-20, 2010.
  22. Nitin, V.K. Sehgal and P.K. Bansal, On MTTF analysis of a Fault-tolerant Hybrid MINs, WSEAS Transactions on Computer Research, ISSN 1991-8755, 2(2), pp. 130-138, 2007.
  23. Nitin, Component Level Reliability analysis of Fault-tolerant Hybrid MINs, WSEAS Transactions on Computers, ISSN 1109-2750, 5(9), pp. 1851-1859, 2006.
  24. C.W. Chen and C.P. Chung, Designing a disjoint path interconnection network with collision solving and fault tolerance, The Journal of Supercomputing, 34(1), pp. 63-80, 2005.
  25. C.W. Chen, Design schemes of dynamic rerouting networks with destination tag routing for tolerating faults and preventing collisions, The Journal of Supercomputing, 38(3), pp. 307-326, 2006.
  26. H.J. Siegal, D.R. Jose and A.B. Fortes, Destination tag routing techniques based on a state model for the IADM network, IEEE Transaction on Computers, 41(3), pp. 274-285, 1992.
  27. B. Smith, Design of dynamic rerouting networks with destination tag routing for tolerating faults and preventing collisions, Springer Science, 2006.
  28. D.S. Parker and C.S. Raghavendra, The gamma network, IEEE Transactions on Computers, 33, pp. 367-373, 1984.
  29. P.J. Chuang, CGIN: A fault tolerant modified gamma interconnection network, IEEE Transactions on Parallel and Distributed Systems, 7(12), pp. 1301-1306, 1996.
  30. C.W. Chen, N.P. Lu, T.F. Chen, and C.P. Chung, Fault-tolerant gamma interconnection networks by chaining, In IEE Proceedings on Computers and Digital Techniques, 147(2), pp. 75-80, 2000.
  31. C.W. Chen, N.P. Lu, and C.P. Chung, 3-Disjoint gamma interconnection networks, The Journal of Systems and Software, 66, pp .129-134, 2003.
  32. R. Rastogi, Nitin and D.S. Chauhan, 3-Disjoint Paths Fault-tolerant Omega Multi-stage Interconnection Network with Reachable Sets and Coloring Scheme, Proceedings of the 13th IEEE International conference on Computer Modeling and Simulation (IEEE UKSim), Emmanuel College, Cambridge, UK, March 30-April 1, 2011.
  33. R. Rastogi, Nitin and D.S. Chauhan, Fast Interconnections: A Case Tool for Developing Fault-tolerant Multi-stage Interconnection Networks, International Journal of Advancements in Computing Technology, ISSN: 2005-8039, 2(5), December 2010, pp. 13-24.
  34. R. Rastogi and Nitin, On a Fast Interconnections, International Journal of Computer Science and Network Security, ISSN: 1738-7906, 10(8), August 2010, pp. 74-79.
  35. ERCIM Working Group Software Evolution, available at http://wiki.ercim.eu/wg/SoftwareEvolution/index.php/Terminology
Index Terms

Computer Science
Information Sciences

Keywords

Multi-stage Interconnection Networks Fault-tolerance 3-Disjoint Paths

Powered by PhDFocusTM