The week's pick
Reseach Article
Design and Comparative Analysis of SRAM with Performance Optimization using MTCMOS Technique for High Speed Computation
| International Journal of Computer Applications |
| Foundation of Computer Science (FCS), NY, USA |
| Volume 182 - Number 36 |
| Year of Publication: 2019 |
| Authors: Gavaskar K., Vidyaa T. E. Suresh S. Thangaraj N. |
10.5120/ijca2019918350
|
Gavaskar K., Vidyaa T. E. Suresh S. Thangaraj N. . Design and Comparative Analysis of SRAM with Performance Optimization using MTCMOS Technique for High Speed Computation. International Journal of Computer Applications. 182, 36 ( Jan 2019), 1-5. DOI=10.5120/ijca2019918350
Abstract
SRAM is faster and more expensive and it is typically used for CPU cache. SRAMs are the fastest form of RAM available which does not need to be refreshed periodically. Here, 6T SRAM cell with O-ABB circuit is designed. On-chip adaptive body bias (O-ABB) circuit consists of standby leakage current (Iddq) sensor circuit, decision circuit and body bias control circuit which are used to compensate the effect of NBTI. Dynamic power is the power measured when circuit is in active mode. Here, Multi Threshold Complementary Metal Oxide Semiconductor (MTCMOS) technology is applied in the individual circuit of On-chip adaptive body bias to decrease the power. Low power MTCMOS methodology is applied in the proposed circuit which provides high performance and low power design. Design metrics such as Power, Delay and Power delay product are taken in to account. After applying MTCMOS technology, the power and the power delay product of the proposed circuit decreases when compared the existing circuit. All the circuits were designed using SYNOPSYS EDA tool and simulated in 28nm technology.
References
- Ambika Prasad Shah , Nandakishor Yadav , Ankur Beohar, and Santosh Kumar Vishvakarma ,” On-Chip Adaptive Body Bias for Reducing the Impact of NBTI on 6T SRAM Cells”, IEEE Transactions on Semiconductor Manufacturing, Vol. 31, No. 2,242-249, May 2018.
- Ms.A.Gayathridevi and Mr.M.Mohan kumar ,”Power Optimization Techniques – A Study “, Asian Journal of Applied Science and Technology (AJAST) (Open Access Quarterly International Journal) Volume 2, Issue 2, Pages 909-914, April-June 2018
- K Gavaskar, S Priya,” Design of efficient low power stable 4-bit memory cell”, International Journal of Computer Applications (0975 – 8887) Volume 84 – No 1, December 2013
- Ashok Srivastava and Chuang Zhang,” An Adaptive Body-bias Generator for Low Voltage CMOS VLSI Circuits”, International Journal Of Distributed Sensor Networks, 4: 213–222, 2008.
- A. Calimera, M. Loghi, E. Macii, and M. Poncino, “Dynamic indexing: Leakage-aging co-optimization for caches,” IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 33, no. 2, pp. 251–264, Feb. 2014.
- K Gavaskar, S Priya,” Design Of Efficient Low Power 9t Sram Cell”, International Journal of Engineering Research & Technology (IJERT), ISSN:2278-0181,vol.2issue 1, January-2013
- M. Wirnshofer, Variation-Aware Adaptive Voltage Scaling for Digital CMOS Circuits (Springer Series in Advanced Microelectronics).Heidelberg, Germany: Springer, 2013.
- Y. Wang, M. Enachescu, S. D. Cotofana, and L. Fang, “Variation tolerant on-chip degradation sensors for dynamic reliability management systems,” Microelectron. Rel., vol. 52, nos. 9–10, pp. 1787–1791, 2012.
- K Gavaskar, US Ragupathy,” Low power self-controllable voltage level and low swing logic based 11T SRAM cell for high speed CMOS circuits’, Analog Integrated Circuits and Signal Processing(2018)https://doi.org/1010.1007/s10470-018-1277-3.
- G. D. Panagopoulos and K. Roy, “A three-dimensional physical model for Vth variations considering the combined effect of NBTI and RDF,” IEEE Trans. Electron Devices, vol. 58, no. 8, pp. 2337–2346, Aug. 2011.
- P. Singh, E. Karl, D. Blaauw, and D. Sylvester, “Compact degradation sensors for monitoring NBTI and oxide degradation,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 20, no. 9, pp. 1645–1655, Sep. 2012.
- S. H. Kulkarni, D. M. Sylvester, and D. T. Blaauw, “Design-time optimization of post-silicon tuned circuits using adaptive body bias,” IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 27, no. 3, pp. 481–494, Mar. 2008.
- K Gavaskar, US Ragupathy,” An efficient design and comparative analysis of low power memory cell structures “,2014 International Conference on Green Computing Communication and Electrical Engineering(ICGCCEE),DOI: 10.1109/ICGCCEE.2014.6922280.
- J. Gregg and T. W. Chen, “Post silicon power/performance optimization in the presence of process variations using individual well-adaptive body biasing”, IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 15, no. 3, pp. 366–376, Mar. 2007
- J. W. Tschanz et al., “Adaptive body bias for reducing impacts of die-todie and within-die parameter variations on microprocessor frequency and leakage,” IEEE J. Solid-State Circuits, vol. 37, no. 11, pp. 1396–1402, Nov. 2002.
- M. Olivieri, G. Scotti, and A. Trifiletti, “A novel yield optimization technique for digital CMOS circuits design by means of process parameters run-time estimation and body bias active control,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 13, no. 5, pp. 630–638, May 2005.
- X. He, S. Al-Kadry, and A. Abdollahi, “Adaptive leakage control on body biasing for reducing power consumption in CMOS VLSI circuit,” in Proc. IEEE Int. Symp. Qual. Electron. Design (ISQED), 2009, pp. 465–470.
- K. K. Kim, W. Wang, and K. Choi, “On-chip aging sensor circuits for reliable nanometer MOSFET digital circuits,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 57, no. 10, pp. 798–802, Oct. 2010.
- J. Keane, T.-H. Kim, and C. H. Kim, “An on-chip NBTI sensor for measuring PMOS threshold voltage degradation,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 18, no. 6, pp. 947–956, Jun. 2010.
- Gavaskar.K. & Ragupathy.U.S.,”An efficient design and analysis of low power SRAM memory cell for ULTRA applications”, Asian Journal of Research in Social Sciences and Humanities, 7(1), 962-975.2017.
Index Terms
Keywords