CFP last date
20 January 2025
Reseach Article

Partial Adiabatic Logic

by Swathi S. Kendri, Rajashri Khanai, Swati Mavinkattimath
International Journal of Computer Applications
Foundation of Computer Science (FCS), NY, USA
Volume 182 - Number 14
Year of Publication: 2018
Authors: Swathi S. Kendri, Rajashri Khanai, Swati Mavinkattimath
10.5120/ijca2018917653

Swathi S. Kendri, Rajashri Khanai, Swati Mavinkattimath . Partial Adiabatic Logic. International Journal of Computer Applications. 182, 14 ( Sep 2018), 10-15. DOI=10.5120/ijca2018917653

@article{ 10.5120/ijca2018917653,
author = { Swathi S. Kendri, Rajashri Khanai, Swati Mavinkattimath },
title = { Partial Adiabatic Logic },
journal = { International Journal of Computer Applications },
issue_date = { Sep 2018 },
volume = { 182 },
number = { 14 },
month = { Sep },
year = { 2018 },
issn = { 0975-8887 },
pages = { 10-15 },
numpages = {9},
url = { https://ijcaonline.org/archives/volume182/number14/29929-2018917653/ },
doi = { 10.5120/ijca2018917653 },
publisher = {Foundation of Computer Science (FCS), NY, USA},
address = {New York, USA}
}
%0 Journal Article
%1 2024-02-07T01:11:23.404235+05:30
%A Swathi S. Kendri
%A Rajashri Khanai
%A Swati Mavinkattimath
%T Partial Adiabatic Logic
%J International Journal of Computer Applications
%@ 0975-8887
%V 182
%N 14
%P 10-15
%D 2018
%I Foundation of Computer Science (FCS), NY, USA
Abstract

As the semiconductor industries is in progress which follows Gordon Moore’s, Moore’s law faithfully from the past five decades. Also, with integrating more number of transistors along with the functional circuits in a single chip with new process technologies [4]. Thus, with the increasing growth in VLSI technologies, per chip area the transistors number of counts is also constantly increasing, but with the same rate the chips gate switching energies does not decrease, thus the heat removal becomes more difficult with the power dissipation rise and even more costly [1]. The cost of that of total power consumption can be reduced with the advancement in the transistor process technology. As we know that power dissipation and a propagation delay are the fundamental building blocks in any digital hardware [6]. Hence limiting the power dissipation through adiabatic operation promises reduction of power consumption largely [1]. In VLSI, the adiabatic logic circuits are one of the promising low power techniques which gives low power dissipation with an expense of delay [6]. At first, the adiabatic logic circuits working principle are discussed. Next, the adiabatic switching and how it can conserve power is discussed. This report also tells about different types of adiabatic logic families and its classification as fully and partially adiabatic logics. This paper review also covers some of the important future research directions [1]. An emulative investigation is carried out on the proposed circuit in CADANCE tool at GPDK180nm technology node. Comparison has shown that it significantly saves power up to an extent of about a 70% of a proposed technique as compared to that of a conventional CMOS logic circuits within a transition frequency range of about 10 to 150MHz. The low power digital devices that is operated with a low frequency have strongly accepted the importance and the use of the emulation results obtained from this type of adiabatic logic circuits technique. Hence, a tiny circuit design, a high speed and an economical VLSI (Very Large Scale of Integration) circuits with low power dissipation of numerous circuits used today with this progress [4]. The present work proposes positive feedback adiabatic logics (PFAL) based Full-adder designs and is compared with the conventional CMOS circuit designs.

References
  1. Deepti Shinghal, Amit Saxena, Arti Noor, “Adiabatic Logic Circuits: A Retrospect”, MIT International Journal of Electronics and Communication Engineering, Vol. 3, No. 2, August 2013, pp. 108–114, ISSN No. 2230-7672 ©MIT Publications.
  2. Benjamin Gojman. “Adiabatic Logic”, August 8, 2004.
  3. Atul Kumar Maurya, Gagnesh Kumar, “Adiabatic Logic: Energy Efficient Technique for VLSI Applications”, International Conference on Computer & Communication Technology (ICCCT)-2011, 978-1-4577-1386-611.
  4. Tabassum Ara, Amrita Khera, “Performance Evaluation in Adiabatic Logic Circuits for Low Power VLSI Design”, International Journal of Engineering Trends and Technology (IJETT) – Volume 45 Number 5- March 2017, ISSN: 2231-5381, http://www.ijettjournal.org.
  5. Preeti Bhati, Navaid Z. Rizvi, “Adiabatic Logic: An Alternative Approach To Low Power Application Circuits”, International Conference on Electrical, Electronics, and Optimization Techniques (ICEEOT) – 2016, 978-1-4673-9939-5/16.
  6. H.V. Ravish Aradhya, H R Madan, M S Suraj, “Design and Performance Comparison of Adiabatic 8-bit multipliers”, 978-1-5090-1623-5/16.
  7. Keval Kamdar, Aishwarya Acharya, Poonam Kadam, “Low Power Multiplier Design using Adiabatic SCRL Logic”, Proceedings of 2017 IEEE International Conference on Circuits and Systems (ICCS2017), 978-1-5090-6480-9/17.
  8. Akash Agrawal, Tarun Kumar Gupta, Ajay Kumar Dadoria, “Ultra Low Power Adiabatic Logic Using Diode Connected DC Biased PFAL Logic”, theoretical and applied electrical engineering, volume 15 , number 1, march 2017, advances in electrical and electronic engineering.
  9. Y. Sunil Gavaskar Reddy and V. V. G. S. Rajendra Prasad, “Power Comparison Of Cmos And Adiabatic Full Adder Circuits.
Index Terms

Computer Science
Information Sciences

Keywords

Adiabatic logic conventional CMOS logic circuit and PFAL logic circuit.