CFP last date
20 December 2024
Call for Paper
January Edition
IJCA solicits high quality original research papers for the upcoming January edition of the journal. The last date of research paper submission is 20 December 2024

Submit your paper
Know more
The week's pick
Responsive image
Improved Shuffled Frog Leaping Algorithm with Self-Adaptive Shuffling for Fuzzy Logic PD+G Controller Optimization in Robotic Manipulators

Duc Hoang Nguyen
Random Articles
Reseach Article

Low Power High Speed for LCD Flat Panel Display Application

by Rajeev Thakur, Piyush Soni
journal cover thumbnail

International Journal of Computer Applications
Foundation of Computer Science (FCS), NY, USA
Volume 181 - Number 47
Year of Publication: 2019
Authors: Rajeev Thakur, Piyush Soni
10.5120/ijca2019918648

Rajeev Thakur, Piyush Soni . Low Power High Speed for LCD Flat Panel Display Application. International Journal of Computer Applications. 181, 47 ( Apr 2019), 50-56. DOI=10.5120/ijca2019918648

@article{ 10.5120/ijca2019918648,
author = { Rajeev Thakur, Piyush Soni },
title = { Low Power High Speed for LCD Flat Panel Display Application },
journal = { International Journal of Computer Applications },
issue_date = { Apr 2019 },
volume = { 181 },
number = { 47 },
month = { Apr },
year = { 2019 },
issn = { 0975-8887 },
pages = { 50-56 },
numpages = {9},
url = { https://ijcaonline.org/archives/volume181/number47/30474-2019918648/ },
doi = { 10.5120/ijca2019918648 },
publisher = {Foundation of Computer Science (FCS), NY, USA},
address = {New York, USA}
}
%0 Journal Article
%1 2024-02-07T01:09:24.889888+05:30
%A Rajeev Thakur
%A Piyush Soni
%T Low Power High Speed for LCD Flat Panel Display Application
%J International Journal of Computer Applications
%@ 0975-8887
%V 181
%N 47
%P 50-56
%D 2019
%I Foundation of Computer Science (FCS), NY, USA
Abstract

A low power buffer amplifier for LCD panel driving system is presented. The proposed architecture has self-biased RAIL TO RAIL complementary differential pair for full input output swing, and class B push-pull output driving stage which is suitable for large and small size liquid crystal display, compensation capacitor and resistance are used to improve the settling time and slew rate of the buffer amplifier by stabilizing phase margin, an experimental prototype is simulated using cadence specter in .35 µm CMOS technology which draws only 8 µm static current and provide a settling time of 2.8 µs and rising and 3 µs during four the act area for the design of the buffer is 49*60 µm With power supply of 3.3 it with stand with 1000 pF load capacitance the power consumption of the amplifier under static condition is 66µW.

References
  1. Alfio Dario Grasso, Member, IEEE, Davide Marano, Fermin Esparza-Alfaro, Antonio J. Lopez-Martin, Senior Member, IEEE, Gaetano Palumbo, Fellow, IEEE, "Self-Biased Dual-Path Push-Pull Output Buffer Amplifier for LCD Column Drivers" IEEE transactions on circuits and systems—i: regular papers, vol. 61, no. 3, march 2014
  2. D. J. R. Cristaldi, S. Pennisi, and F. Pulvirenti, Liquid Crystal Display Drivers: Techniques and Circuits. New York: Springer, 2009.
  3. M.-C. Weng and J.-C. Wu, “A compact low-power Rail-to-Rail class-B buffer for LCD column driver,” IEICE Trans. Electron., vol. E85-C, no. 8, pp. 1659–1663, Aug. 2002.
  4. T. Itakura and H. Minamizaki, “A two-gain-stage amplifier without an on-chip Miller capacitor in an LCD driver IC,” IEICE Trans. Fundam., vol. E85-A, no. 8, pp. 1913–1920, Aug. 2002.
  5. C.-W. Lu, “High-speed driving scheme and compact high-speed low-power Rail-to-Rail class-B buffer amplifier for LCD applications,” IEEE J. Solid-State Circuits, vol. 39, pp. 1938–1947, Nov.2004.
  6. C.-W. Lu, C.-M. Hsiao, and P.-Y. Yin, “Voltage selector ad a linearityenhanced DAC-embedded op-amp for LCD column driver ICs,” IEEE J. Solid-State Circuits, vol. 48, pp. 1475–1486, Jun. 2013.
  7. J. Ramirez-Angulo, A. Torralba, R. G. Carvajal, and J. Tombs, “Low-voltage CMOS operational amplifiers with wide input-output swing based on a novel scheme,” IEEE Trans. Circuits Syst. I, Fundam. Theory Appl., vol. 47, no. 5, pp. 772–774, May 2000.
  8. S. Karthikeyan, S. Mortezapour, A. Tammineedi, and E. K. F. Lee, “Low-voltage analog circuit design based on biased inverting opamp configuration,” IEEE Trans. Circuits Syst. II, Analog Digit. SignalProcess., vol. 47, no. 3, pp. 176–184, Mar. 2000.
  9. G. A. Rincon-Mora and R. Stair, “A low-voltage, rail-to-rail, class-AB CMOS amplifier with high drive and low output impedance characteristics,”IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 48, no. 8, pp. 753–761, Aug. 2001.
  10. K. J. de Langen and J. H. Huijsing, “Compact low-voltage power-efficient operational amplifier cells for VLSI,” IEEE J. Solid-State Circuits, vol. 33, no. 10, pp. 1482–1496, Oct. 1998.
  11. A. Torralba, R. G. Carvajal, J. Ramirez-Angulo, J. Tombs, and J. Galan, “Class AB output stages for low voltage CMOS opamps with accurate quiescent current control by means of dynamic biasing,” in Proc. IEEE ICECS’01, Sep. 2001, vol. 2, pp. 967–970.
  12. F. You, S. H. K. Embabi, and E. Sánchez-Sinencio, “Low-voltage class AB buffers with quiescent current control,” IEEE J. Solid-State Circuits, vol. 33, no. 6, pp. 915–920, Jun. 1998.
  13. G. Palmisano and G. Palumbo, “Very efficient CMOS low-voltageoutput stage,” Electron. Lett., vol. 31, no. 21, pp. 1830–1831, Oct. 1995.
  14. T. Stockstad and H. Yoshizawa, “A 0.9-V 0.5-A rail-to-rail CMOS operational amplifier,” IEEE J. Solid-State Circuits, vol. 37, no. 3, pp. 286–292, Mar. 2002.
  15. W. Aloisi, G. Giustolisi, and G. Palumbo, “A 1-V CMOS output stage with excellent linearity,” Electron. Lett., vol. 38, no. 22, pp. 1299–1300, Oct. 2002.
  16. R. van Dongen and V. Rikkink, “A 1.5 V class AB CMOS buffer amplifier for driving low-resistance loads,” IEEE J. Solid-State Circuits, vol. 30, no. 12, pp. 1333–1338, Dec. 1995.
  17. G. Palumbo, “1.2V CMOS output stage with improved drive capability,” Electron. Lett., vol. 35, no. 5, pp. 358–359, Mar. 1999.
  18. G. Palmisano, G. Palumbo, and R. Salerno, “A 1.5-V high drive capability CMOS Op-Amp,” IEEE J. Solid-State Circuits, vol. 34, no. 2, pp. 248–252, Feb. 1999.
  19. P.-C. Yu and J.-C. Wu, “A class-B output buffer for flat-panel-display column driver,” IEEE J. Solid-State Circuits, vol. 34, pp. 116–119, Jan. 1999.
  20. C.-W. Lu and C. L. Lee, “A low-power high-speed class-AB buffer amplifier for flat-panel-display application,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 10, pp. 163–168, Apr. 2002.
  21. C.-W. Lu and P. H. Xiao, “A high-speed low-power Rail-to-Rail buffer amplifier for LCD application,” in Proc. CCECE, Dec. 2006, pp. 709–712.
  22. J.-H.Wang, J.-C.Qiu,H.-Y. Zheng, C.-H.Tsai, C.-Y.Wang, C.-C.Lee, and C.-T. Chang, “A compact low-power high slew-rate Rail-to-Rail class-AB buffer amplifier for LCD driver ICs,” in Proc. EDSSC, Dec. 2007, pp. 397–400.
  23. W.-J. Huang, S. Nagayasu, and S.-I. Liu, “A Rail-to-Rail class-B buffer with DC level-shifting current mirror and distributed Miller compensationfor LCD column drivers,” IEEE Trans. Circuits Syst. I, Reg. Papers,vol. 58, no. 8, pp. 1761–1772, Aug. 2011.
  24. D. Marano, G. Palumbo, and S. Pennisi, “Low-power high-speed Rail-to-Rail LCD output buffer with dual-path push-pull operation and quiescent current control,” Analog Integr. Circuits Signal Process., vol. 65, no. 2, pp. 289–298, Sep. 2010.
  25. W. Aloisi, G. Giustolisi, and G. Palumbo, “Design and comparison of very low-voltage CMOS output stages,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 52, no. 8, pp. 1545–1556, Aug. 20
Index Terms

Computer Science
Information Sciences

Keywords

Rail Operational Amplifier

Powered by PhDFocusTM