The week's pick
Random Articles
Reseach Article
Design and Comparison of High Speed Radix-8 and Radix-16 Booth’s Multipliers
| International Journal of Computer Applications |
| Foundation of Computer Science (FCS), NY, USA |
| Volume 181 - Number 2 |
| Year of Publication: 2018 |
| Authors: Ila Chaudhary, Deepika Kularia, Romika Choudhary, Gagandeep Kaur, Ashish Vats |
10.5120/ijca2018917410
|
Ila Chaudhary, Deepika Kularia, Romika Choudhary, Gagandeep Kaur, Ashish Vats . Design and Comparison of High Speed Radix-8 and Radix-16 Booth’s Multipliers. International Journal of Computer Applications. 181, 2 ( Jul 2018), 6-10. DOI=10.5120/ijca2018917410
Abstract
Multiplier is one of the hardware block which generally occupies a significant chip area and is required to be minimized which will be fruitful to number of applications in which multiplier blocks constitute an important unit such as digital signal processing (DSP) systems or computational techniques. Battery operated systems require low power devices to be implemented which can be minimized if the hardware required for the device is reduced logically. This paper focuses the DSP applications in which multiplier is significantly used and proposes a technique that helps in reducing the hardware as well as delay leading to the rise in performance of the system thus helping in increasing the operation frequency by a significant value. A 16-bit multiplier has been designed using a radix-8 and radix-16 Booth’s multiplication that reduces number of partial products.
References
- A B. Pawar , “Radix-2 Vs Radix-4 High Speed Multiplier”, International Journal ofAdvanced Research in Computer Science and Software Engineering, Volume 5, Issue 3, pp. 329-333, March 2015.
- Philip E. Madrid and Brian Millar, “Modified Booth Algorithm for High Radix Multiplication”,IEEE Transactions on Very Large Scale Integration (VLSI) Systems Volume.1, Issue 2, pp. 164 – 167, August 2002.
- Minu Thomas, “Design and Simulation of Radix-8 Booth Encoder Multiplier for Signed and Unsigned Numbers”, International Journal for Innovative Research in Science & Technology| Vol. 1, Issue 1, pp 1-10June 2014.
- K.Swapna, A.krishna Mohan, “Area Optimized Radix-2 8-Bit Reversible Booth Multiplier”, Int. Journal of Engineering Research and Application, Vol. 7, Issue 10, pp.65-70, ( Part -1) October 2017.
- Kelly Liew Suet Swee, Lo Hai Hiung, “Performance comparison review of Radix-based multiplier designs”, 4th International Conference on Intelligent and Advanced Systems, Volume 2, pp 854- 859 12-14th June 2012.
- Chandrashekhar T. Kukade,“A Novel Parallel Multiplier for 2’s Complement Numbers Using Booth’s Recoding Algorithm”, IEEE,International Conference on Electronic Systems, Signal Processing and Computing Technologies, Volume 2, Issue 8, pp.93 – 98, 9-11 Jan. 2014.
- CHEN Ping-hua, ZHAO Juan. “High-speed Parallel 32×32-b Multiplier Using a Radix-16 Booth Encoder”, IEEE, Third International Symposium on Intelligent Information Technology Application Workshops, Volume 3, Issue 4, pp. 406-409, Nov. 2009.
- Laya Surendran E K, Rony Antony P, “Implementation of fast multiplier using modified Radix-4 Booth Algorithim with redundant binary adder for low energy applications”, First International Conference on Computational Systems and Communications, Volume 1, Issue 2, pp.266-271, 17-18 Dec 2014.
- Na Tang, “A High-Performance 32-bit Parallel Multiplier Using Modified Booth's Algorithm and Sign-Deduction Algorithm”, IEEE,ASIC,Volume.2 ,pp. 1281 – 1284,Oct 2003.
- Razaidi Hussin, Ali Yeon Md. Shakaff, “An Efficient Modified Booth Multiplier Architecture”, IEEE, International Conference on Electronic Design, Volume 1, Issue 6, pp.271-276, December 2008.
- Kajal B. Bobade, Prof. V. G. Roy, Prof. S. Kuntawar, “A Review On Fast Radix-10 Multiplication Using Binary Input And Convert Into Decimal Codes”, International Journal of Science, Engineering and Technology Research, Volume 06, Issue 05, pp 795-797, May 2017.
Index Terms
Keywords