CFP last date
20 December 2024
Call for Paper
January Edition
IJCA solicits high quality original research papers for the upcoming January edition of the journal. The last date of research paper submission is 20 December 2024

Submit your paper
Know more
The week's pick
Responsive image
Improved Shuffled Frog Leaping Algorithm with Self-Adaptive Shuffling for Fuzzy Logic PD+G Controller Optimization in Robotic Manipulators

Duc Hoang Nguyen
Random Articles
Reseach Article

FPGA Implementation of MAC Unit for Double Base Ternary Number System (DBTNS) and its Performance Analysis

by Aniruddha Ghosh, Amitabha Sinha
journal cover thumbnail

International Journal of Computer Applications
Foundation of Computer Science (FCS), NY, USA
Volume 181 - Number 14
Year of Publication: 2018
Authors: Aniruddha Ghosh, Amitabha Sinha
10.5120/ijca2018917785

Aniruddha Ghosh, Amitabha Sinha . FPGA Implementation of MAC Unit for Double Base Ternary Number System (DBTNS) and its Performance Analysis. International Journal of Computer Applications. 181, 14 ( Sep 2018), 9-22. DOI=10.5120/ijca2018917785

@article{ 10.5120/ijca2018917785,
author = { Aniruddha Ghosh, Amitabha Sinha },
title = { FPGA Implementation of MAC Unit for Double Base Ternary Number System (DBTNS) and its Performance Analysis },
journal = { International Journal of Computer Applications },
issue_date = { Sep 2018 },
volume = { 181 },
number = { 14 },
month = { Sep },
year = { 2018 },
issn = { 0975-8887 },
pages = { 9-22 },
numpages = {9},
url = { https://ijcaonline.org/archives/volume181/number14/29889-2018917785/ },
doi = { 10.5120/ijca2018917785 },
publisher = {Foundation of Computer Science (FCS), NY, USA},
address = {New York, USA}
}
%0 Journal Article
%1 2024-02-07T01:05:57.409620+05:30
%A Aniruddha Ghosh
%A Amitabha Sinha
%T FPGA Implementation of MAC Unit for Double Base Ternary Number System (DBTNS) and its Performance Analysis
%J International Journal of Computer Applications
%@ 0975-8887
%V 181
%N 14
%P 9-22
%D 2018
%I Foundation of Computer Science (FCS), NY, USA
Abstract

New methodologies for efficiently describing and implementing digital systems are investigated as the complexity of binary digital hardware system is relentlessly expanding. From the recent study, it is shown that multi valued logic approach is more advantageous over existing binary digital system. Ternary means a multilevel switching component, which switches between 3 levels. Recent study on ternary number system (TNS), has shown numerous advantages over binary. In recent times, Double Base Number Systems (DBNS) are considered as alternatives to binary number system because of their capabilities of performing partial product free multiplications. On the other hand, Double Base Ternary Number System (DBTNS) multipliers are efficient compared to conventional TNS multiplier. High performance digital signal processing systems which can able to handle all Digital Signal Processing (DSP) algorithms, broadly utilize Multiply-Accumulate (MAC) operation. So, TNS Adder and DBTNS Multipliers can be used to implement fast MAC units. Keeping this in view, a new approach of designing efficient MAC unit using DBTNS multiplier is proposed in this work. The performance of proposed MAC unit is compared with conventional ternary multiplier-based MAC unit and they are mapped on a FPGA chip. Performance analysis clearly indicates that the supremacy of the proposed architecture over conventional ternary multiplier-based MAC unit.

References
  1. Mitra, S.K.: ‘Digital Signal Processing’ (A Wiley-Inter science Publication,1999).
  2. Hwang, K. (Purdue University), Briggs, F.A. (Rice University): ‘COMPUTER ARCHITECURE AND PARALLEL PROCESSING’(International Edition, 1985).
  3. Roy, R. , Datta, D. et al.: ‘Comparative Study and Analysis of Performances among RNS, DBNS, TBNS and MNS for DSP Applications’, Journal of Signal and Information Processing, 2015, (6), pp. 49-65. doi: 10.4236/ jsip.2015.62005.
  4. Gonzalez F, Mazumder P.: ‘Multiple-valued signed digit adder using negative differential resistance devices’, IEEE Trans. on Computers, 1998, (47), pp. 947 – 959.
  5. Chung-Yu-Wu.: ‘Design& application of pipelined dynamic CMOS ternary logic & simple ternary differential logic’, IEEE journal on solid state circuits, 1993, (28), pp. 895-906.
  6. Radanovic M. S.: ‘Current-mode CMOS adders using multiple-valued logic’: Canadian Conference on Electrical and Computer Engineering, 1996, pp. 190-193.
  7. Dimitrov, V. S., Jullien, G. A., Miller, W. C.: ‘Theory and Applications of the Double-Base Number System’, IEEE Trans. Computers, 1999, 48, (10), pp.1098-1106.
  8. Chen, J., Chang, C. H., et al.: ‘Novel Design Algorithm for Low Complexity Programmable FIR Filters Based on Extended Double Base Number System’, IEEE Transactions on Circuits and Systems I: Regular Papers, 2015, 62, (1), pp. 224-233. doi: 10.1109/TCSI.2014.2348072.
  9. Méloni, N., Hasan, M. A.: ‘Efficient Double Bases for Scalar Multiplication’, IEEE Transactions on Computers, 2015, 64, (8), pp. 2204-2212. doi: 10.1109/TC.2014.2360539.
  10. Singha, S., Ghosh, A., Sinha, A.: ‘A New Architecture for FPGA based Implementation of Conversion of Binary to Double Base Number System (DBNS) Using Parallel Search Technique’, ACM SIGARCH Computer Architecture News, 2011, 39, (5), pp. 12-18. DOI:10.1145/2093339.2093343.
  11. Dimitrov, V. S., Sadeghi-Emamchaie, S., et al.: ‘A Near Canonic Double-Based Number System (DBNS) with Applications in Digital Signal Processing’, Proceedings SPIE Conference on Advanced Signal Processing, 1996, pp. 14-25. http://dx.doi.org/10.1117/12.255433
  12. Yoeli, M., Rosenfeld, G.: ‘Logical Design of ternary switching circuits’, IEEE Trans Computer., 1965, 14, pp. 19-29.
  13. [13Dhande, A.P., Ingole, V.T.: ‘Design and Implementation Of 2 Bit Ternary ALU Slice’, SETIT, 3rd International Conference: Sciences Of Electronic, Technologies Of Information And Telecommunications, 2005, pp. 7-21.
  14. Muscedere, R., Dimitrov, V. S., et al.: ‘On Efficient Techniques for Difficult Operations in One and Two-digit DBNS Index Calculus’, Proceedings 34th Asilomar Conference on Signals, Systems and Computers, November, 2000.
  15. Tessier, R., Burleson, W.: ‘Reconfigurable computing for digital signal processing: A survey’, Journal of VLSI Signal Processing, 2001, 28, pp 7-27.
  16. Singha, S., Sinha, A.: ‘Survey of Various Number Systems and Their Applications’, International Journal of Computer Science and Communication, 2010, 1, (1), pp. 73-76.
  17. Ghosh, A., Singha, S., Sinha, A.: ‘A New Architecture for FPGA Implementation of A MAC Unit for Digital Signal Processors using Mixed Number System’, ACM SIGARCH Computer Architecture News, 2012, 40, (2), pp. 33-38. DOI:10.1145/2234336.2234342.
  18. Dhande, A. P., Ingole, V.T.: ‘Design of clocked ternary S-R and D flip-flop based on simple ternary gates’, International journal on software engineering and knowledge engineering, 2005, 15, (2), pp. 411-417.
  19. Hayes, J. P. : ‘Computer Organization’, (McGraw-Hill, 1998, 3rd edition).
  20. HASSAN, F. J., ABDUL-KARIM, M. A. H.: ‘N × M trits ternary multiplier’, International Journal of Electronics, 1983, 54, (5), pp. 643-650. DOI: 10.1080/002072183089 38763.
  21. Sinha, A., Sinha, P., et al.: ‘Multi based number systems for performance enhancement of Digital Signal Processors’, Filed for U.S. patent. (U.S. Pat. Appl. No. 11/488,138 ), published in U.S. Patent documents serial no.488138 ,U.S. Class at publication 708/620, Int'l class : G06F 7/52 20060101 G06F007/52, 2006.
  22. Jullien, G. A., Dimitrov, V. S., et al.: ‘A Hybrid DBNS Processor for DSP Computation’ Proceedings International Symposium on Circuits and Systems, 1999, 1, pp. 5-8. doi: 10.1109/ISCAS.1999.777792.
  23. Eskritt,J., Muscedere, R., et al.: ‘A 2-Digit DBNS Filter Architecture’, Proceedings SiPS Workshop (Lafayette, L A), October, 2000, pp. 447-456. doi: 10.1109/SIPS.2000.886743
  24. B. G. Lee, A new Algorithm to compute the discrete cosine transforms. IEEE Trans on Acoustics, speech and signal Processing, 1984, 32, pp.1243- 1245.
Index Terms

Computer Science
Information Sciences

Keywords

Ternary Number System (TNS) Trit Ternary Gates Ternary Arithmetic Double Base Ternary Number Systems (DBTNS) DBTNS Multiplier Multiply and Accumulate Unit (MAC) FPGA DSP Algorithms.

Powered by PhDFocusTM