CFP last date
20 December 2024
Reseach Article

Microprocessor Compatible PWM Generator Implement on FPGA

by Bapan Singh, Prashant Kumar Dubey, Arijit Roy, Debarshi Datta
International Journal of Computer Applications
Foundation of Computer Science (FCS), NY, USA
Volume 180 - Number 7
Year of Publication: 2017
Authors: Bapan Singh, Prashant Kumar Dubey, Arijit Roy, Debarshi Datta
10.5120/ijca2017916065

Bapan Singh, Prashant Kumar Dubey, Arijit Roy, Debarshi Datta . Microprocessor Compatible PWM Generator Implement on FPGA. International Journal of Computer Applications. 180, 7 ( Dec 2017), 43-45. DOI=10.5120/ijca2017916065

@article{ 10.5120/ijca2017916065,
author = { Bapan Singh, Prashant Kumar Dubey, Arijit Roy, Debarshi Datta },
title = { Microprocessor Compatible PWM Generator Implement on FPGA },
journal = { International Journal of Computer Applications },
issue_date = { Dec 2017 },
volume = { 180 },
number = { 7 },
month = { Dec },
year = { 2017 },
issn = { 0975-8887 },
pages = { 43-45 },
numpages = {9},
url = { https://ijcaonline.org/archives/volume180/number7/28815-2017916065/ },
doi = { 10.5120/ijca2017916065 },
publisher = {Foundation of Computer Science (FCS), NY, USA},
address = {New York, USA}
}
%0 Journal Article
%1 2024-02-07T01:00:02.414667+05:30
%A Bapan Singh
%A Prashant Kumar Dubey
%A Arijit Roy
%A Debarshi Datta
%T Microprocessor Compatible PWM Generator Implement on FPGA
%J International Journal of Computer Applications
%@ 0975-8887
%V 180
%N 7
%P 43-45
%D 2017
%I Foundation of Computer Science (FCS), NY, USA
Abstract

This paper is concerned about microprocessor compatible PWM generator architecture by using Field Programmable Gate Array (FPGA). In PWM the variation of duty cycle change the width of the pulse. The PWM generator (PWMG) is interfaced to the bus of a microprocessor. The microprocessor initiates PWMG to specify duty cycle. The duty cycle remain unchanged until new data available to the PWMG from microprocessor unit. The output signal of PWMG is logic “1” and logic “0” for a specific time period. The architecture has been designed with VHDL code and verified using Xilinx ISE Design Suite 14.7. The design is successfully implemented on SPRATAN-6 FPGA board. The operating frequency of this proposed architecture is of 292.650MHz.

References
  1. S. Kirnapure, V. R. Wadhankar, “Review on Design of PWM Controller Using FPGA,” International Journal of Science and Research (IJSR), Volume 4 Issue 4, April, pp. 1489-1492, 2015.
  2. R. Baby, “FPGA Based Digital Pulse Width Modulation Using Xilinx DCM for Motor Controlling”, International Journal of Engineering Research & Technology (IJERT), ISSN: 2278-0181, Vol. 3 Issue 3, March – 2014.
  3. Sunita,R Srinivasan,Ramsagar, “Generation of Variable Duty cycle PWM using FPGA”, IOSR Journal of VLSI and Signal processing (IOSR,JVSP)Vol-4,Issue 6,VER.II,PP 01-03 e-ISSN:2319-42100,p-ISSN No.:2319-4197, Nov-Dec.2014.
  4. Z. Nouman, B. Klima, J. Knobloch, “Generating PWM Signals With Variable Duty From 0% to 100% Based FPGA SPARTAN3ANA”, Electrorevue ISSN 1213-1539 Vol..4, pp 75-80, Dec. 2013.
  5. Kurt wick, “Pulse width Modulation & FPGA”, University of Minnesota, AAPT Philadelphia 2012.
  6. Y. F. Liu, P. C. Sen; “Digital control of switching power converters”, in Proc. IEEE Control Application Conf. (CCA”05), pp.635-640, 2005.
  7. Ericsson, “Power Supply goes Digital”, white paper,Oct-2006.
  8. Application Report, “Designing a TMS320F280x Based Digitally Controlled Dc-Dc Switching Power Supply”, Texas Instrument , July 2005.
  9. W. Wayne, “FPGA –Based System Design”, Pearson Education, Inc, U.S.A, 2004.
  10. Gwaltney, “FPGA Implementation of controls”, 2003.
Index Terms

Computer Science
Information Sciences

Keywords

Duty cycle Microprocessor PWM VHDL FPGA