We apologize for a recent technical issue with our email system, which temporarily affected account activations. Accounts have now been activated. Authors may proceed with paper submissions. PhDFocusTM
CFP last date
20 November 2024
Reseach Article

Stego System on Chip with LFSR based Information Hiding Approach

by R.Sundararaman, Har Narayan Upadhyay
International Journal of Computer Applications
Foundation of Computer Science (FCS), NY, USA
Volume 18 - Number 2
Year of Publication: 2011
Authors: R.Sundararaman, Har Narayan Upadhyay
10.5120/2256-2893

R.Sundararaman, Har Narayan Upadhyay . Stego System on Chip with LFSR based Information Hiding Approach. International Journal of Computer Applications. 18, 2 ( March 2011), 24-31. DOI=10.5120/2256-2893

@article{ 10.5120/2256-2893,
author = { R.Sundararaman, Har Narayan Upadhyay },
title = { Stego System on Chip with LFSR based Information Hiding Approach },
journal = { International Journal of Computer Applications },
issue_date = { March 2011 },
volume = { 18 },
number = { 2 },
month = { March },
year = { 2011 },
issn = { 0975-8887 },
pages = { 24-31 },
numpages = {9},
url = { https://ijcaonline.org/archives/volume18/number2/2256-2893/ },
doi = { 10.5120/2256-2893 },
publisher = {Foundation of Computer Science (FCS), NY, USA},
address = {New York, USA}
}
%0 Journal Article
%1 2024-02-06T20:05:15.295949+05:30
%A R.Sundararaman
%A Har Narayan Upadhyay
%T Stego System on Chip with LFSR based Information Hiding Approach
%J International Journal of Computer Applications
%@ 0975-8887
%V 18
%N 2
%P 24-31
%D 2011
%I Foundation of Computer Science (FCS), NY, USA
Abstract

This paper discusses about implementation of image steganographic system on Field Programmable Gate Array and the information hiding techniques in various images that are stored in the reconfigurable hardware and external memory. As a spatial domain steganography approach, Linear Feedback Shift Register (LFSR) method has been used in stego architecture to hide the information in the image. The LFSRs are utilized in this approach as address generators. Different LFSR arrangements using different polynomial expressions have been implemented at the hardware level for hiding the secret data. Altera Cyclone II FPGA has been used to implement stego architecture. Synthesis report, Total time taken for hiding information at hardware level, Performance of reconfigurable hardware under various LFSR address generator schemes, MSE and PSNR issues are also discussed in this paper.

References
  1. Chi-Kwong ,L.M.Cheng, Hiding data in images by simple LSB substitution, Pattern Recognition 37 (2004) 469 – 474.
  2. Hala A. Farouk, Magdy Saeb, Design and Implementation of a Secret Key Steganographic Micro- Architecture Employing FPGA , Proceedings of the 2004, Asia and South Pacific Design Automation Conference (ASP-DAC’04).
  3. R.Amirtharajan, R.John Bosco Balaguru, Vivek Ganesan, Design and analysis of Prototype Hardware for Secret sharing using 2-D Image Processing, International Journal of Computer Applications (0975-8887), Volume 4 – No 4, July 2010.
  4. Abbas Cheddad , Joan Condell, Kevin Curran, Paul Mc Kevitt , Digital image steganography: Survey and analysis of current methods, signal processing 90 (2010),727–752.
  5. Da-Chun Wu , Wen-Hsiang Tsai, A steganographic method for images by pixel-value Differencing , Pattern Recognition Letters 24 (2003) ,1613–1626.
  6. S. Katzenbeisser, F.A.P. Petitcolas, Information Hiding Techniques for Steganography and Digital watermarking, Artech House, Norwood, MA, 2000.
  7. Uwe Meyer-Baese, Digital Signal Processing with Field Programmable Gate Arrays, springer, 2007 ,401 – 475.
  8. Francisco Rodriguez-Henriquez ,N.A. Saqib ,A. Diaz-Perez Cetin Kaya Koc, Cryptographic Algorithms on Reconfigurable Hardware, Springer , 2006.
Index Terms

Computer Science
Information Sciences

Keywords

Hardware Steganography Stego on chip Architecture