We apologize for a recent technical issue with our email system, which temporarily affected account activations. Accounts have now been activated. Authors may proceed with paper submissions. PhDFocusTM
CFP last date
20 December 2024
Reseach Article

Reconfigurable Artificial Neural Networks

by Abhirup Basu, Pinaki Bisaws, Sarmi Ghosh, Debarshi Datta
International Journal of Computer Applications
Foundation of Computer Science (FCS), NY, USA
Volume 179 - Number 6
Year of Publication: 2017
Authors: Abhirup Basu, Pinaki Bisaws, Sarmi Ghosh, Debarshi Datta
10.5120/ijca2017915961

Abhirup Basu, Pinaki Bisaws, Sarmi Ghosh, Debarshi Datta . Reconfigurable Artificial Neural Networks. International Journal of Computer Applications. 179, 6 ( Dec 2017), 5-8. DOI=10.5120/ijca2017915961

@article{ 10.5120/ijca2017915961,
author = { Abhirup Basu, Pinaki Bisaws, Sarmi Ghosh, Debarshi Datta },
title = { Reconfigurable Artificial Neural Networks },
journal = { International Journal of Computer Applications },
issue_date = { Dec 2017 },
volume = { 179 },
number = { 6 },
month = { Dec },
year = { 2017 },
issn = { 0975-8887 },
pages = { 5-8 },
numpages = {9},
url = { https://ijcaonline.org/archives/volume179/number6/28738-2017915961/ },
doi = { 10.5120/ijca2017915961 },
publisher = {Foundation of Computer Science (FCS), NY, USA},
address = {New York, USA}
}
%0 Journal Article
%1 2024-02-07T00:54:34.680338+05:30
%A Abhirup Basu
%A Pinaki Bisaws
%A Sarmi Ghosh
%A Debarshi Datta
%T Reconfigurable Artificial Neural Networks
%J International Journal of Computer Applications
%@ 0975-8887
%V 179
%N 6
%P 5-8
%D 2017
%I Foundation of Computer Science (FCS), NY, USA
Abstract

Artificial Neural Networks (ANNs) are highly parallel and interconnected under a single layer management system. Massive parallelism, distributed representation and computation and adaptability are the most typical characteristics of ANNs. Implemented ANN on Field Programmable Gate Array (FPGA) can be used for a variety of real life applications. FPGAs are more attractive devices for its reconfigurable architecture and lower power consumption than other processors. The lower non-recurring engineering (NRE) costs and short time to market for FPGAs are making it highly demand in hardware implementations. This paper proposes implementation of ANN architecture with feedforward network topology. To improve the speed of the system a LUT based activation function is implemented as a ROM which contains neuron synaptic weights and thus stores the inner product. The design has been synthesized and implemented on a Xilinx Spartan 6 target device using 14.7 ISE Design Suite and results are discussed. Design implementation of this proposed architecture is being enhance the overall performance of the system and as well as saving the area. The computation execution time of the proposed ANN architecture is 643.977 MHz which leads to fastest operation.

References
  1. A. Dinu, M. N. Cirstea and S. E. Cirstea, “Direct Neural-Network Hardware-Implementation Algorithm,” IEEE Transaction on Industrial Electronics, Vol. 57, No.5, May 2010.
  2. H. K. Ali and E. Z. Mohammed, “Design Artificial Neural Network Using FPGA,” International Journal of Computer Science and Network Security, Vol. 10, No. 8, August 2010.
  3. S. Sahin, Y. Becerikli, and S. Yazici, “Neural Network Implementation in Hardware Using FPGAs,” LNCS 4234, pp. 1105 – 1112, 2006.
  4. V. A. Pedroni, “Circuit Design with VHDL,” MIT Press, Cambridge, 2004.
  5. D. E. Khodja, A. Kheldoun and L. Refoufi, “Sigmoid Function Approximation for ANN Implementation in FPGA Devices,” Recent Researches in Circuits, Systems, Electronics Control & Signal Processing ISBN: 978-960-474-262-2
  6. S. Moukhlis, A. Elrharras and A. Hamdoun, “FPGA Implementation of Artificial Neural Networks,” International Journal of Computer Science Issues, Vol. 11, Issue 2, No 1, March 2014.
  7. M. Skrbek, “Fast Neural Network Implementation”, Neural Network World, Vol. 9, No. 5, pp. 375–391, 1999.
  8. J. G. Eldredge, “FPGA Density Enhancement of a Neural Network Through Run-Time Reconfiguration”,Master’s thesis, Department of Electrical and Computer Engineering, Brigham Young University, May 1994.
  9. K.P. Sridhar, B. Vignesh, S. Saravanan, M. Lavanya and V. Vaithiyanathan, “Design and Implementation of Neural Network Based circuits for VLSI testing” World Applied Sciences Journal 29 (Data Mining and Soft Computing Techniques): 113-117, 2014.
  10. N. Chhedaiya and V. Moyal, “Implementation of Back Propagation Algorithm in Verilog,” Interantional Journal of Computer Technology and Applications, pp: 340-343, 2012.
  11. E. Gieva, R. P. Rusev, R. I. Radonov, T. B. Takov and M. Hristov, “Verilog-A Behavioral Model of Hydrogen Bonding Network,” Annual Journal of Electronics, 2011.
  12. S. Badel, A. Schmid and Y. Leblebici, “A VLSI Hamming Artificial Neural Network with k Winner-Take-All and k Loser-Take-All,” Capability International Joint conference on Neural Networks, Portland, 2003.
  13. M. Fayyazi and Z.Navabi, “Accelerating Test Generation by VLSI Hardware Emulation,” The 9th IEEE North Atlantic Test Workshop, 2000.
  14. Peter, B.L. Meijer, “Neural Networks for Device and Circuit Modelling,” Lecture notes in computing science and engineering, pp: 251-258, 2001.
  15. Asha, R., P. Bowrna and F. Mhaboobkhan, “Implementation of Feed forward Neural network using layer multiplexing for effective resource utilization in FPGA,” International journal of research in Engineering and Advanced Technology, 2013.
  16. R. Omondi, C. Rajapakse," FPGA Implementation of Neural Networks",ISBN 10-0-387-28485-0 Springer U.S., 2006.
  17. S. Ngah, R. A. Bakar, A. Embong and S. Razali, “Two-steps Implementation of Sigmoid Function for Artificial Neural Network in Field Programmable Gate Array,” ARPN Journal of Engineering and Applied Sciences, Vol.11,No.-7,April,2016.
Index Terms

Computer Science
Information Sciences

Keywords

ANNs FPGA LUT Neural Network VHDL