CFP last date
20 December 2024
Reseach Article

Performance Evaluation of AES algorithm on Supercomputer IMAN1

by Sanad AbuRass, Mohammad Qatawneh
International Journal of Computer Applications
Foundation of Computer Science (FCS), NY, USA
Volume 179 - Number 48
Year of Publication: 2018
Authors: Sanad AbuRass, Mohammad Qatawneh
10.5120/ijca2018917282

Sanad AbuRass, Mohammad Qatawneh . Performance Evaluation of AES algorithm on Supercomputer IMAN1. International Journal of Computer Applications. 179, 48 ( Jun 2018), 32-34. DOI=10.5120/ijca2018917282

@article{ 10.5120/ijca2018917282,
author = { Sanad AbuRass, Mohammad Qatawneh },
title = { Performance Evaluation of AES algorithm on Supercomputer IMAN1 },
journal = { International Journal of Computer Applications },
issue_date = { Jun 2018 },
volume = { 179 },
number = { 48 },
month = { Jun },
year = { 2018 },
issn = { 0975-8887 },
pages = { 32-34 },
numpages = {9},
url = { https://ijcaonline.org/archives/volume179/number48/29503-2018917282/ },
doi = { 10.5120/ijca2018917282 },
publisher = {Foundation of Computer Science (FCS), NY, USA},
address = {New York, USA}
}
%0 Journal Article
%1 2024-02-07T00:58:42.856029+05:30
%A Sanad AbuRass
%A Mohammad Qatawneh
%T Performance Evaluation of AES algorithm on Supercomputer IMAN1
%J International Journal of Computer Applications
%@ 0975-8887
%V 179
%N 48
%P 32-34
%D 2018
%I Foundation of Computer Science (FCS), NY, USA
Abstract

Advanced Encryption Standard (AES) is one of the most popular encryption algorithms. The algorithm uses a combination of Exclusive-OR operations (XOR), octet substitution with an S-box, row and column rotations, and a Mix Column. In this paper the parallel implementation of AES cryptography algorithm is evaluated and compared in terms of running time, speed up and parallel efficiency. The parallel implementation of AES is implemented using message passing interface (MPI) library, and the results have been conducted using IMAN1 Supercomputer. The experimental results show that the run time of AES algorithm is decreased as the number of processors is increased. Moreover, the speedup for the data size of 16, 32, 64, 128, 256, and 1024-KB is increased when the number of processors is equal to 2, 4, 8, and 16.

References
  1. Joan Daemen, Vincent Rijmen, The Design of Rijndael: AES – The Advanced Encryption Standard, Springer, 2002. ISBN 3-540-42580-2.
  2. Le, D., Chang, J., Gou, X., Zhang, A. and Lu, C., 2010, April. Parallel AES algorithm for fast data encryption on GPU. In Computer Engineering and Technology (ICCET), 2010 2nd International Conference on (Vol. 6, pp. V6-1). IEEE.
  3. Di Natale, G., Doulcier, M., Flottes, M.L. and Rouzeyre, B., 2009. A reliable architecture for parallel implementations of the advanced encryption standard. Journal of Electronic Testing, 25(4-5), pp.269-278.
  4. Maha Saadeh, Huda Saadeh, and Mohammad Qatawneh. Performance Evaluation of Parallel Sorting Algorithms on IMAN1 Supercomputer, International Journal of Advanced Science and Technology, 95, 2016, pp. 57-72.
  5. Qatawneh Mohammed. Embedding Linear Array Network into the tree-hypercube Network, European Journal of Scientific Research, 10(2). 2005, pp. 72-76.
  6. Mohammad Qatawneh, Ahmad Alamoush, Ja'far Alqatawna. Section Based Hex-Cell Routing Algorithm (SBHCR), International Journal of Computer Networks & Communications (IJCNC), 7(1). 2015.
  7. Mohammad Qatawneh. Multilayer Hex-Cells: A New Class of Hex-Cell Interconnection Networks for Massively Parallel Systems, International journal of Communications, Network and System Sciences, 4(11). 2011.
  8. Mohammad Qatawneh. Embedding Binary Tree and Bus into Hex-Cell Interconnection Network, Journal of American Science, 7(12). 2011.
  9. Qatawneh Mohammad, Hebatallah Khattab. New Routing Algorithm for Hex-Cell Network, International Journal of Future Generation Communication and Networking, 8(2). 2015.
  10. Mohammad Qatawneh. New Efficient Algorithm for Mapping Linear Array into Hex-Cell Network, International Journal of Advanced Science and Technology, 90, 2016.
  11. S.K. Mathew, et al. 53 Gbps Native GF (24)2 Composite-Field AES-Encrypt/Decrypt Accelerator for Content-Protection in 45 nm High-Performance Microprocessors, JSSC, vol.46, no.4, p.767-776, April (2011).
  12. J. Ortega, et al. Parallelizing AES on multicores and GPUs, Electro/Information Technology (EIT), 2011 IEEE International Conference on, May (2011).
  13. M. Kumar and A. Singhal. Efficient implementation of Advanced Encryption Standard (AES) for ARM based platforms, Recent Advances in Information Technology, 2012 1st International Conference on, March (2012).
  14. Quinn, M.J. and Quinn, M.J., 1994. Parallel computing: theory and practice (Vol. 2). New York: McGraw-Hill.
Index Terms

Computer Science
Information Sciences

Keywords

AES Encryption MPI Supercomputer Parallel Computing.