The week's pick
Reseach Article
Efficient Adaptive Hold Logic Aging-Aware Reliable Multiplier Design using Verilog HDL
| International Journal of Computer Applications |
| Foundation of Computer Science (FCS), NY, USA |
| Volume 179 - Number 26 |
| Year of Publication: 2018 |
| Authors: P. Raviteja, B. V. V. Satyanarayana, D. Durga Prasad |
10.5120/ijca2018916547
|
P. Raviteja, B. V. V. Satyanarayana, D. Durga Prasad . Efficient Adaptive Hold Logic Aging-Aware Reliable Multiplier Design using Verilog HDL. International Journal of Computer Applications. 179, 26 ( Mar 2018), 5-12. DOI=10.5120/ijca2018916547
Abstract
Digital multipliers are among the maximum essential arithmetic purposeful devices. The average performance of these systems relies upon at the throughput of the multiplier. In the meantime, the negative bias temperature instability impact occurs while a pMOS transistor is underneath negative bias (Vgs = −Vdd), increasing the threshold voltage of the pMOS transistor, and reducing multiplier pace. A similar phenomenon, positive bias temperature instability, happens when an nMOS transistor is underneath positive bias. Each effect degrade transistor pace and in the long term, the device may also fail due to timing violations. Therefore, it is essential to design dependable high-overall performance multipliers. In this paper, suggest an aging-aware multiplier model with a novel adaptive hold logic (AHL) circuit. The multiplier is able to provide higher throughput through the variable latency and may modify the AHL circuit to mitigate overall performance degradation this is because of the aging effect. Furthermore, the proposed structure can be applied to a Pre-Encoded NR4SD Multiplier.
References
- Ing-Chao Lin, Member, IEEE, Yu-Hung Cho, and YiMing Yang, ”Aging-Aware Reliable Multiplier Design With Adaptive Hold Logic” IEEE Transactions On Very Large Scale Integration (VLSI) Systems.
- S. Zafar et al., “A comparative study of NBTI and PBTI (charge trapping) in SiO2/HfO2 stacks with FUSI, TiN, Re gates,” in Proc.IEEE Symp. VLSI Technol. Dig. Tech. Papers, 2006, pp. 23–25.
- S. Zafar, A. Kumar, E. Gusev, and E. Cartier, “Threshold voltage instabilities in high-k gate dielectric stacks,” IEEE Trans. Device Mater.Rel., vol5, no.1, pp.45–64, Mar.2005.
- H.-I. Yang, S.-C. Yang, W. Hwang, and C.-T. Chuang, “Impacts of NBTI/PBTI on timing control circuits and degradation tolerant design in nanoscale CMOS SRAM,” IEEE Trans. Circuit Syst., vol. 58, no. 6, pp. 1239–1251, Jun. 2011.
- R.Vattikonda, W.Wang, and Y. Cao, “Modeling and minimization of pMOS NBTI effect for robust naometer design,” in Proc. ACM/IEEE DAC, Jun. 2004, pp. 1047–1052.
- H. Abrishami, S. Hatami, B. Amelifard, and M. Pedram, “NBTI-aware flip-flop characterization and design,” in Proc. 44th ACM GLSVLSI, 2008, pp. 29–34.
- S. V. Kumar, C. H. Kim, and S. S. Sapatnekar, “NBTI aware synthesis of digital circuits,” in Proc. ACM/IEEE DAC, Jun. 2007, pp. 370–375.
- A. Calimera, E. Macii, and M. Poncino, “Design techniqures for NBTItolerant power-gating architecture,” IEEE Trans. Circuits Syst., Exp. Briefs, vol. 59, no. 4, pp. 249–253, Apr. 2012.
- K.-C. Wu and D. Marculescu, “Joint logic restructuring and pin reordering against NBTI-induced performance degradation,” in Proc. DATE, 2009, pp. 75–80.
- M. Basoglu, M. Orshansky, and M. Erez, “NBTI-aware DVFS: A new approach to saving energy and increasing processor lifetime,” in Proc.ACM/IEEE ISLPED, Aug. 2010, pp. 253–258.
- Y. Lee and T. Kim, “A fine-grained technique of NBTI aware voltage scaling and body biasing for standard cell based designs,” in Proc. ASPDAC, 2011, pp. 603–608.
- K.-C. Wu and D. Marculescu, “Aging-aware timing analysis and optimization considering path sensitization,” in Proc. DATE, 2011, pp. 1–6.
- K. Du, P. Varman, and K. Mohanram, “High performance reliable variable latency carry select addition,” in Proc. DATE, 2012, pp. 1257–1262.
- A. K. Verma, P. Brisk, and P. Ienne, “Variable latency speculative addition: A new paradigm for arithmetic circuit design,” in Proc. DATE, 2008, pp. 1250–1255.
- D. Baneres, J. Cortadella, and M. Kishinevsky, “Variable latency design by function speculation,” in Proc. DATE, 2009, pp. 1704–1709.
- Y.-S. Su, D.-C. Wang, S.-C. Chang, and M. Marek Sadowska, “Performance” optimization using variable latency design style,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 19, no. 10, pp. 1874–1883, Oct. 2011.
- N. V. Mujadiya, “Instruction scheduling on variable latency functional units of VLIW processors,” in Proc. ACM/IEEE ISED, Dec. 2011, pp. 307–312.
- M. Olivieri, “Design of synchronous and asynchronous variable-latency pipelined multipliers,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 9, no. 4, pp. 365–376, Aug. 2001.
- D. Mohapatra, G. Karakonstantis, and K. Roy, “Low power processvariation tolerant arithmetic units using input-based elastic clocking,” in Proc. ACM/IEEE ISLPED, Aug. 2007, pp. 74–79.
- Y. Chen, H. Li, J. Li, and C.-K. Koh, “Variable-latency adder (VL-Adder): New arithmetic circuit design practice to overcome NBTI,” in Proc. ACM/IEEE ISLPED, Aug. 2007, pp. 195–200.
- Y. Chen et al., “Variable-latency adder (VL-Adder) designs for low power and NBTI tolerance,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 18, no. 11, pp. 1621–1624, Nov. 2010.
- Z. Huang, “High-level optimization techniques for low-power multiplier design,” Ph.D. dissertation, Department of Computer Science, University of California, Los Angeles, CA, 2003.
- Z. Huang and M. Ercegovac, “High-performance low-power left-to-right array multiplier design,” IEEE Trans. Comput., vol. 54, no. 3, pp. 272–283, Mar. 2005.
Index Terms
Keywords