The week's pick
Reseach Article
Multiple Constant Multiplication Technique for Configurable Finite Impulse Response Filter Design
| International Journal of Computer Applications |
| Foundation of Computer Science (FCS), NY, USA |
| Volume 178 - Number 8 |
| Year of Publication: 2019 |
| Authors: Trapti Chodoker, Rajeev Thakur, Puran Gour |
10.5120/ijca2019918709
|
Trapti Chodoker, Rajeev Thakur, Puran Gour . Multiple Constant Multiplication Technique for Configurable Finite Impulse Response Filter Design. International Journal of Computer Applications. 178, 8 ( May 2019), 7-12. DOI=10.5120/ijca2019918709
Abstract
This paper highlights the design of finite impulse response(FIR) filter with the help of an evolutionary optimization technique, particularly multiple constant multiplication. The Finite Impulse Response(FIR)Filteristhatthe necessary part for comingupwith associate economical digitalsignal process system.Multiple constant multiplicationtechnique cannot be directly applied to direct kind and block filtering has large latency due to the collection of partial results making incompatible for transposed form. So this technique provides a way to implement block filtering using MCM by direct form. This method uses common sub-expression sharing algorithm across all multiplications which reduce number of arithmetic operations to calculate inner products. This eventually reduces computational complexity. For this purpose, the coefficient of the filter are encoded by Canonic Signed Digit (CSD) that is used for multiplication. FIR filter supported canonical signed digits illustration of coefficient so as to attenuate the power consumption and quick implementation of the filter Performance of the proposed filter has been analyzed in terms of its area, power and speed. The look of FIR filter is planned to implement using Xilinx tool.
References
- Basant K. Mohanty, Senior Member, IEEE, Pramod K. Meher, Senior Member, IEEE, Somaya Al-Maadeed, Senior Member, IEEE,and AbbesAmira, Senior Member, IEEE "Memory Footprint Reduction for Power-Efficient Realization of 2-D Finite Impulse Response Filters" IEEE Transactions On Circuits And Systems—I: Regular Papers, Vol. 61, No. 1, January 2014
- Xin Lou, Student Member, IEEE,YaJunYu, Senior Member, IEEE,and Pramod Kumar Meher, Senior Member, IEEE "Analysis and Optimization ofProduct-Accumulation Section for Efficient Implementation of FIR Filters" IEEE Transactions On Circuits And Systems—I: Regular Papers 2016 IEEE
- Georgina Binoy Joseph, R. Devanathan, "A Mathematical Framework for Online Constant Coefficient Multiplication" International Journal of Engineering and Technology Innovation, vol. 7, no. 3, 2017, pp. 217 - 228
- Kenny Johansson, Oscar Gustafsson, Linda S. DeBrunner, and Lars Wanhammar, "Minimum Adder Depth Multiple Constant Multiplication Algorithm for Low Power FIR Filters" 2011 IEEE
- Mathias Faust and Chip-Hong Chang, "Bit-Parallel Multiple Constant Multiplication using Look-Up Tables on FPGA" 2011 IEEE
- Mamta N. Ahuja Prachi Palsodkar "Design Of Efficient Add/Shift Algorithm For Multiple Constant Multiplication" 2015 Fifth International Conferenceon Communication Systems and Network Technologies
- Basant Kumar Mohanty, Senior Member, IEEE, and Pramod Kumar Meher, Senior Member, IEEE "A High-Performance FIR Filter Architecture forFixed and Reconfigurable Applications" IEEE Transactions On Very Large Scale Integration (VLSI) Systems, Vol. 24, No. 2, February 2017
- Jongsun Park, Woopyo Jeong, Hamid Mahmoodi-Meimand, Student Member, IEEE, Yongtao Wang, Hunsoo Choo, and Kaushik Roy, Fellow, IEEE"Computation Sharing Programmable FIR Filter for Low-Power and High-Performance Applications" IEEE Journal Of Solid-State Circuits, Vol. 39, No.2, February 2004
- Tero Rissa, Riku Uusikartano, and Jarkko Niittylahti "Adaptive FIR Filter Architectures for Run-Time Reconfigurable FPGAs" 2002 IEEE
- Zhangwen Tang, Jie Zhang and Hao Min "A High-Speed, Programmable, Csd Coefficient Fir Filter" IEEE Transactions on Consumer Electronics, Vol.48, No. 4, November 2002
- Manish B. Trimale Chilveri "A Review: FIR Filter Implementation" 2017 IEEE International Conference On Recent Trends In Electronics Information& Communication Technology, May 19-20, 2017, India
- Deepa Yagain and A. Vijaya Krishna "Design of Synthesizable, Retimed Digital Filters Using FPGA Based Path Solvers with MCM Approach:Comparison and CAD Tool" Hindawi Publishing Corporation VLSI Design Volume 2014, Article ID 280701, 18 pageshttp://dx.doi.org/10.1155/2014/280701
- Mitsuru Yamada Akinori Nishihara "High-speed FIR Digital Filter with CSD Coefficients Implemented on FPGA" 2001 IEEE.
- Levent Aksoy, Student Member, IEEE, Eduardo da Costa, Paulo Flores, Member, IEEE, and José Monteiro, Member, IEEE "Exact and ApproximateAlgorithms for the Optimization of Area and Delay in Multiple Constant Multiplications" IEEE Transactions On Computer-Aided Design Of IntegratedCircuits And Systems, Vol. 27, No. 6, June 2008.
Index Terms
Keywords