The week's pick
Reseach Article
Performance Investigation of a Single-phase Reduced Switched Count Multilevel Inverter with Switched DC Sources
by
Taha Majeed Qaimkhani,
Mukhtiar Ahmed Mahar,
Abdul Sattar Larik
| International Journal of Computer Applications |
| Foundation of Computer Science (FCS), NY, USA |
| Volume 174 - Number 23 |
| Year of Publication: 2021 |
| Authors: Taha Majeed Qaimkhani, Mukhtiar Ahmed Mahar, Abdul Sattar Larik |
10.5120/ijca2021921124
|
Taha Majeed Qaimkhani, Mukhtiar Ahmed Mahar, Abdul Sattar Larik . Performance Investigation of a Single-phase Reduced Switched Count Multilevel Inverter with Switched DC Sources. International Journal of Computer Applications. 174, 23 ( Mar 2021), 30-33. DOI=10.5120/ijca2021921124
@article{
10.5120/ijca2021921124,
author = {
Taha Majeed Qaimkhani,
Mukhtiar Ahmed Mahar,
Abdul Sattar Larik
},
title = { Performance Investigation of a Single-phase Reduced Switched Count Multilevel Inverter with Switched DC Sources },
journal = {
International Journal of Computer Applications
},
issue_date = { Mar 2021 },
volume = { 174 },
number = { 23 },
month = { Mar },
year = { 2021 },
issn = { 0975-8887 },
pages = {
30-33
},
numpages = {9},
url = {
https://ijcaonline.org/archives/volume174/number23/31816-2021921124/
},
doi = { 10.5120/ijca2021921124 },
publisher = {Foundation of Computer Science (FCS), NY, USA},
address = {New York, USA}
}
%0 Journal Article
%1 2024-02-07T00:22:54.701139+05:30
%A Taha Majeed Qaimkhani
%A Mukhtiar Ahmed Mahar
%A Abdul Sattar Larik
%T Performance Investigation of a Single-phase Reduced Switched Count Multilevel Inverter with Switched DC Sources
%J International Journal of Computer Applications
%@ 0975-8887
%V 174
%N 23
%P 30-33
%D 2021
%I Foundation of Computer Science (FCS), NY, USA
Abstract
This paper evaluates and analyses the performance investigation of symmetrical single phase reduced switched count multi-level inverter based on switched dc source. The performance evaluation of multilevel inverter is carried out by Phase Opposition Disposition (POD) Pulse Width Modulation (PWM) technique. This approach results in reduced total harmonic distortion (THD) as compare to other PWM techniques at the output. Simulation has been carried out for various modulation indices using MATLAB/Simulink model and results have been verified
References
- Solangi, M.H., Mahar, M.A., Larik, A.S. and Mahessar, M.R., 2020. Design a Perturb & Observe MPPT Algorithm for PV System Based Asymmetric Cascaded Half-Bridge Multilevel Inverter. INDIAN JOURNAL OF SCIENCE AND TECHNOLOGY, 13(04), pp.439-452.
- Gupta, K.K., Ranjan, A., Bhatnagar, P., Sahu, L.K. and Jain, S., 2016. Multilevel inverter topologies with reduced device count: a review. IEEE Transactions on Power Electronics, 31(1), pp.135-151.
- Gupta, K.K. and S. Jain, A novel multilevel inverter based on switched DC sources. IEEE Transactions on Industrial Electronics, 2014. 61(7): p. 3269-3278.
- Mokhtar Aly, Member, Emad M. Ahmed, and Masahito Shoyama, “A New Single Phase Five-Level Inverter Topology for Single and Multiple Switches Fault Tolerance” IEEE transaction on power electronics, January 2018
- Mahar, M.A., Uqaili, M.A. and Larik, A.S., 2011. Harmonic analysis of ac-dc topologies and their impacts on power systems. Mehran University Research Journal of Engineering & Technology, 30(1), pp.173-178.
- Mahar, M.A., Larik, A.S. and Shah, A.A., 2012. Impacts on power factor of ac voltage controllers under nonsinusoidal conditions. Mehran University Research Journal of Engineering and Technology, 31(2), pp.297-300.
- Bhavana Radadiya, Meeta Mantani et al, 2017. Analysis and comparison of PD, POD, APOD PWM Techniques for Symmetrical Multilevel Inverter. International Journal of Advance Engineering and Research Development, 4(04), pp.943-948
- Bhatnagar, P., Agrawal, R. and Gupta, K.K., May 2019. Reduced device count version of single-stage switched- capacitor module for cascaded multilevel inverters. IET Power Electronics, 12(05), pp.1079-1086.
- Md Reyaz Hussan et al. Article on“A Novel Switched-Capacitor Multilevel Inverter Topology for Energy Storage and Smart Grid Applications”. MDPI/ Journal/ Electronics 2020, 9, 1703.
- MokhtarAly, Member, Emad M. Ahmed, and Masahito Shoyama, “A New Single Phase Five-Level Inverter Topology for Single and Multiple Switches Fault Tolerance” IEEE transaction on power electronics, January 2018, pp.9198-9208.
- Gupta, K.K., Ranjan, A., Bhatnagar, P., Sahu, L.K and Jain, S., 2016. Multilevel inverter topologies with reduced device count: a review. IEEE Transactions on Power Electronics, 31(1), pp.135-151.
- Milan Srndovic Aidar Zhetessov Tohid Alizadeh Yakov Familiant Gabriele Grandi Alex Ruderman “Simultaneous Selective Harmonic Elimination and THD Minimization for a Single-Phase Multilevel Inverter with Staircase Modulation”IEEE Transaction on Industry Application, November 2017,54(2), pp.1532-1541
- Vinayaka B.C, S. Nagendra Prasad” Modeling and Design of Five Level Cascaded H-Bridge Multilevel Inverter with DC/DC Boost Converter” Vinayaka B.C Int. Journal of Engineering Research and Applications, Vol. 4, Issue 6( Version 5), June 2016, pp.50-55
- Schwanz, D., Bollen, M., & Larsson, A. (2016, October). A review of solutions for harmonic mitigation. In Harmonics and Quality of Power (ICHQP), 2016 17th International Conference on (pp. 30-35). IEEE.
- Soomro, M. A., Uqaili, M. A., &Memon, Z. A. (2012). A novel method for the current harmonic elimination of industrial power system using single tuned shunt passive filter. Mehran University Research Journal of Engineering & Technology, 31(1), 101-106.
- Carvajal, G. M., Plata, G. O., Picon, W. G., & Velasco, J. C. C. (2014, March). Investigation of phase shifting transformers in distribution systems for harmonics mitigation.In Power Systems Conference (PSC), 2014 Clemson University (pp. 1-5).IEEE.
Index Terms
Computer Science
Information Sciences
Keywords