The week's pick
Reseach Article
A New Technique for Leakage Power Reduction in CMOS circuit by using DSM
| International Journal of Computer Applications |
| Foundation of Computer Science (FCS), NY, USA |
| Volume 173 - Number 10 |
| Year of Publication: 2017 |
| Authors: Chandra Pratap Singh Rathore, Laxmi Kumre |
10.5120/ijca2017915459
|
Chandra Pratap Singh Rathore, Laxmi Kumre . A New Technique for Leakage Power Reduction in CMOS circuit by using DSM. International Journal of Computer Applications. 173, 10 ( Sep 2017), 26-31. DOI=10.5120/ijca2017915459
Abstract
In the continuous scaling down of technology in the field of integrated circuits, low power circuits are in demand for reliability and performance. This research focuses on run time leakage reduction technique for CMOS devices, this work introduces two well known approaches, stack approach with pass transistor approach for reduction of the leakage power and improves the performance of the circuit. Here NMOS transistor and PMOS transistor parallel to each other in between pull up and pull down network, the resistance is increased by providing stacking of the transistor for mitigation of leakage power. For proper validation and verification of results we use the module of proposed NAND gate to built a Full Adder circuit and for verification of results. Here NMOS pass transistor is connected between pull up network and pull down network similarly PMOS transistor is also connected between pull up network and pull down netwotk both NMOS and PMOS pass transistor are self controlling transistor whch reduces the power consumption in active and ideal mode at 43.33%, 43.33%, 86.07% and 86.04% at 25oC respectively as compared with the standard 2 input NOT,AND,NAND and NOR gates. Average dynamic power is reduced to 14.34%, 14.34%, 34.69%, 30.68% respectively.
References
- J.C. Park and V.J. Mooney III, “Sleepy stack leakage reduction,” IEEE Trans. VLSI Systems, Vol. 14, no.11, pp. 1250-1263, Nov. 2006.
- S. Mutoh et al., “1-V Power Supply High-speed Digital Circuit Technology with Multi threshold-Voltage CMOS,” IEEE Journal of Solis-State Circuits, Vol.30, no.8, pp. 847-854, August 1995.
- Neil H.E. Weste/ David Harris/ Ayan Banergee, “CMOS VLSI Design : A Circuits and Systems Perspective”) ISBN 10: 8177585681 ISBN 13: 9788177585681 Published by Pearson Education , 2006.
- R. Zimmermann, W. Fichtner, “Low-power logic styles: CMOS versus pass transistor logic IEEE Journal of Solid-State Circuits” , Vol.32 , no.7 , pp. 1079 - 1090, Jul 1997.
- Z. Abbas, M. Olivieri, “Impact of technology scaling on leakage power in nano- scale bulk CMOS digital standard cells”, Microelectronics Journal, Vol.44, no.2, pp. 179.195, 2014.
- S. Kahng, P. Muddu, P. Sharma, “Defocus-aware leakage estimation and control,” International Symposium on Low Power Electronics and Design, pp. 263-268, Aug. 2005.
- Jing Yang and Yong-Bin Kim, "Self Adaptive Body Biasing Scheme for Leakage Power Reduction under 32nm CMOS Regime", International Journal of Advanced Computer Science, Vol. 3, No. 9, pp. 453-459, Sep., 2013.
- W. Shum and J. H. Anderson, “FPGA glitch power analysis and reduction Published in Low Power Electronics and Design (ISLPED) 2011 International Symposium on” dated 1-3 Aug. 2011.
- R. H. Dennard, F. H. Gaensslen, H. N. Yu, V. L. Rideout, E. Bassous, and A. R. LeBlanc, “Design of ion-implanted MOSFETs with very small physical dimensions”, IEEE J. Solid-State Circuits, Vol.12, no.7, pp. 38-50, 2007.
- A.Keshavarzi, K. Roy, and C. F. Hawkins, “Intrinsic leakage in low power deep submicron CMOS ics”, in Proc. Int. Test Conf., pp. 146–155, 1997.
- Afshin Abdollahi, Farzan Fallah, Massoud Pedram,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems” Journal Vol. 12, no. 2, pp. 140-154, February 2004.
- S. Mukhopadhyay. et al., “Accurate Estimation of Total Leakage in Nanometer-Scale Bulk CMOS Circuits Based on Device Geometry and Doping Profile”, IEEE Trans. On CAD of IC and Systems, New York, Vol. 24, no. 3, pp. 363-381, March 2005.
- B.S. Deepak subramanyan, A. Nunez , “Analysis of Sub-threshold Leakage Reduction in CMOS Digital Circuits”, Proceeding of the 13th NASA Symposium, Post Falls Idaho, pp. 1400 – 1404, June 5-6, 2007.
- Cao, K.M. et al., “BSIM4 Gate Leakage Model Including Source-Drain Partition”,Int. Electron Devices Meeting, Digest of Technical Papers, pp. 815- 818, Dec. 2000.
- Z. Chen. et al., “Estimation of Standby Leakage Power in CMOS Circuits Considering Accurate Modeling of Transistor Stacks”, Int. Symp. Low Power Electronics and Design, ISLPED Proceedings, New York: ACM SIGDA, pp. 239-244, 1998.
- Massimo Alioto, Simone Bongiovanni, Milena Djukanovic, Giuseppe Scotti, and Alessandro Trifiletti, “Effectiveness of Leakage Power Analysis Attacks on DPA-Resistant Logic Styles Under Process Variations” IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—I: REGULAR PAPERS, VOL. 61, NO. 2, FEBRUARY 2014.
Index Terms
Keywords