The week's pick
Random Articles
Reseach Article
Power Optimization of CFD Applications on Heterogeneous Architectures
| International Journal of Computer Applications |
| Foundation of Computer Science (FCS), NY, USA |
| Volume 166 - Number 8 |
| Year of Publication: 2017 |
| Authors: Maaz Ahmed, Mohsin Khan, Waseem Ahmed, Rashid Mehmood, Abdullah Algarni, Aiiad Albeshri, Iyad Katib |
10.5120/ijca2017914148
|
Maaz Ahmed, Mohsin Khan, Waseem Ahmed, Rashid Mehmood, Abdullah Algarni, Aiiad Albeshri, Iyad Katib . Power Optimization of CFD Applications on Heterogeneous Architectures. International Journal of Computer Applications. 166, 8 ( May 2017), 1-6. DOI=10.5120/ijca2017914148
Abstract
Computational fluid dynamics (CFD) is widely used by the scientific computing community to solve various fluid flow problems. High performance computing (HPC) enable faster CFD simulations with higher solution accuracies. Many CFD applications are run on multicore and multiprocessor platforms and are being increasingly ported to run on computational accelerators such as graphical processing units (GPUs) to increase the performance. The increase of computational power is necessary to allow faster computing, which in turn increases the power consumption. The issue of the power consumption has to be addressed, particularly in applications such as CFD, where the simulations may need to be executed iteratively for a large number of times, each iteration taking a large amount of time, in order to obtain appropriately accurate results. Poweraware computing is concerned with devising energy efficient methods. Techniques such as Dynamic voltage and frequency scaling (DVFS) and offlining can be used to reduce power consumption and increase the energy efficiency of applications. In this paper, we present a combination of these techniques and apply to CFD applications running on heterogeneous architectures. We reduce the overall power consumption with a small performance loss. Precisely, for DVFS, we save 4% to 23.5% of energy with a performance loss of 0.6% to 9.8%. Similarly, for online-offline mode, we save 22% of energy with a performance loss of 0.3%.
References
- S. Mittal, “A survey of techniques for improving energy efficiency in embedded computing systems,” International Journal of Computer Aided Engineering and Technology, vol. 6, no. 4, pp. 440–459, 2014.
- “The top500 list,” http://www.top500.org (April 2017).
- “The green500 list,” http://www.green500.com (April 2017).
- S. Che, M. Boyer, J. Meng, D. Tarjan, J. W. Sheaffer, S.-H. Lee, and K. Skadron, “Rodinia: A benchmark suite for heterogeneous computing,” in Workload Characterization, 2009. IISWC 2009. IEEE International Symposium on. Ieee, 2009, pp. 44–54.
- J. A. Stratton, C. Rodrigues, I.-J. Sung, N. Obeid, L.-W. Chang, N. Anssari, G. D. Liu, and W.-m. W. Hwu, “Parboil: A revised benchmark suite for scientific and commercial throughput computing,” Center for Reliable and High- Performance Computing, vol. 127, 2012.
- D. G. Andersen, J. Franklin, M. Kaminsky, A. Phanishayee, L. Tan, and V. Vasudevan, “Fawn: A fast array of wimpy nodes,” in Proceedings of the ACM SIGOPS 22nd symposium on Operating systems principles. ACM, 2009, pp. 1–14.
- V. Vasudevan, D. Andersen, M. Kaminsky, L. Tan, J. Franklin, and I. Moraru, “Energy-efficient cluster computing with fawn: Workloads and implications,” in Proceedings of the 1st International Conference on Energy-Efficient Computing and Networking. ACM, 2010, pp. 195–204.
- G. L. Valentini,W. Lassonde, S. U. Khan, N. Min-Allah, S. A. Madani, J. Li, L. Zhang, L. Wang, N. Ghani, J. Kolodziej et al., “An overview of energy efficiency techniques in cluster computing systems,” Cluster Computing, vol. 16, no. 1, pp. 3–15, 2013.
- O. Ozturk, M. Kandemir, and G. Chen, “Compiler-directed energy reduction using dynamic voltage scaling and voltage islands for embedded systems,” IEEE Transactions on Computers, vol. 62, no. 2, pp. 268–278, 2013.
- Q. Shi, T. Chen, X. Liang, and J. Huang, “Dynamic compilation framework with dvs for reducing energy consumption in embedded processors,” in Embedded Software and Systems, 2008. ICESS’08. International Conference on. IEEE, 2008, pp. 464–470.
- M. Etinski, J. Corbalán, J. Labarta, and M. Valero, “Understanding the future of energy-performance trade-off via dvfs in hpc environments,” Journal of Parallel and Distributed Computing, vol. 72, no. 4, pp. 579–590, 2012.
- E. Le Sueur and G. Heiser, “Dynamic voltage and frequency scaling: The laws of diminishing returns,” in Proceedings of the 2010 international conference on Power aware computing and systems, 2010, pp. 1–8.
- R. Ge, X. Feng, and K. W. Cameron, “Performanceconstrained distributed dvs scheduling for scientific applications on power-aware clusters,” in Supercomputing, 2005. Proceedings of the ACM/IEEE SC 2005 Conference. IEEE, 2005, pp. 34–34.
- V.W. Freeh, N. Kappiah, D. K. Lowenthal, and T. K. Bletsch, “Just-in-time dynamic voltage scaling: Exploiting inter-node slack to save energy in mpi programs,” Journal of Parallel and Distributed Computing, vol. 68, no. 9, pp. 1175–1185, 2008.
- F. Alvarruiz, C. de Alfonso, M. Caballer, and V. Hern’ndez, “An energy manager for high performance computer clusters,” in Parallel and Distributed Processing with Applications (ISPA), 2012 IEEE 10th International Symposium on. IEEE, 2012, pp. 231–238.
Index Terms
Keywords