The week's pick
Random Articles
Reseach Article
Design of a Self-Timed Data Synchronizer for Crossing Two Different Clock Domains
| International Journal of Computer Applications |
| Foundation of Computer Science (FCS), NY, USA |
| Volume 159 - Number 8 |
| Year of Publication: 2017 |
| Authors: Hatem M. Zakaria, Rehab I. Nawar |
10.5120/ijca2017913008
|
Hatem M. Zakaria, Rehab I. Nawar . Design of a Self-Timed Data Synchronizer for Crossing Two Different Clock Domains. International Journal of Computer Applications. 159, 8 ( Feb 2017), 17-22. DOI=10.5120/ijca2017913008
Abstract
This paper presents asynchronous switch between any two different local clock synchronous domains. The asynchronous switch will generate a slower clock from two local clock modules and moderate the high rated clock domain to slow down its clock frequency without stopping or pausing any clock of them throughout the data communication among them. The proposed design is implemented using the CMOS 45nm technology of STMicroelectronics. In this case, the delay time to change the clock is shown to be about 0.4ns. The proposed system is designed to use a small number of circuit elements. Sothat, the asynchronous switch has a noticeable improvement in terms of power consumption, throughput, and circuit area.
References
- Chelcea T. and Nowick S., “Low-latency asynchronous FIFO's using token rings”, in Proceedings of the 6th International Symposium on Advanced Research in Asynchronous Circuits and Systems ASYNC '00,pp. 210-220, 2000.
- Chakraborty A. and Greenstreet M., “Efficient self-timed interfaces for crossing clock domains”, in Proceedings of the 9th International Symposium on Asynchronous Circuits and Systems ASYNC ‘03, pp. 78-88, 2003.
- Beigne E. and Vivet P., “Design of on-chip and off-chip interfaces for a GALS NoC architecture”, in Proceedings of the 12th IEEE International Symposium on Asynchronous Circuits and Systems, ASYNC '06, pp.172-183, 2006.
- Chelcea T. and Nowick S., “Robust Interfaces for Mixed-Timing Systems”, in IEEE Transactions on Very Large Scale Integration Systems, vol. 12, no. 8, pp 857-873, august 2004.
- Sheibanyrad A. and Greiner A., “Two Efficient Synchronous-Asynchronous Converters Well-Suited for Network on Chip in GALS Architectures”, in Integration, the VLSI Journal, vol. 41, n° 1, pp 17-26, January, 2008.
- Panades I. M. and Greiner A., “Bi-Synchronous FIFO for Synchronous Circuit Communication Well Suited for Network-on-Chip in GALS Architectures”, in Proceedings of the 1st International Symposium on Networks-on-Chip (NOCS’07), pp 83-92, May, 2007.
- Muttersbach J., Villiger T. and Fichtner W., “Practical design of globally asynchronous locally-synchronous system”, in Proceedings of the International Symposium on Advanced Research in Asynchronous Circuits and Systems ASYNC’00, pp. 52-59, 2000.
- Yun K. and Donohue R., “Pausible Clocking: A First Step toward Heterogeneous Systems”, In Proceedings of International Conference on Computer Design ICCD, pp. 118-123, 1996.
- Ginosar R,“Fourteen ways to fool your synchronizer”, International Symposium on Asynchronous Circuits and Systems Async’03, pp. 1-8, 2003.
- Dobkin R., Ginosar R. and Sotiriou C., “Data synchronization issues in GALS SoCs”, in Proceedings of the 10th International Symposium on Asynchronous Circuits and Systems ASYNC ‘04, pp 170-180, 2004.
- Zakaria H., “Asynchronous Architecture for Power Efficiency and Yield Enhancement in the Decananometric Technologies: Application to a Multi-Core System-on-Chip”, PhD Thesis, Grenoble University, France, 2011.
- Ebergen J. C., Fairbanks S. and Sutherland I. E., “Predicting performance of micropipelines using Charlie diagrams”, ASYNC’98, San Diego, CA, USA, IEEE, April1998, pp. 238 - 246.
- Zebilis V. and Sotiriou C. P., “Controlling event spacing in self-timed rings”, ASYNC’05, New York, USA, IEEE, March 2005, pp. 109 – 115.
- Winstanley A. and Greenstreet M., “Temporal Properties of self-timed rings”, CHARM’01, London, UK, Springer-Verlag, April 2001, pp. 140 - 154.
- Fairbanks S. and Moore S., “Analog micropipeline rings for high precision timing”, ASYNC’04, CRETE, Greece, IEEE, April 2004, pp. 41–50.
- Winstanley A., Garivier A., and Greenstreet M., “An event spacing experiment”, in Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, ASYNC 02, pp. 47–56, 2002.
Index Terms
Keywords