CFP last date
20 December 2024
Call for Paper
January Edition
IJCA solicits high quality original research papers for the upcoming January edition of the journal. The last date of research paper submission is 20 December 2024

Submit your paper
Know more
The week's pick
Responsive image
Improved Shuffled Frog Leaping Algorithm with Self-Adaptive Shuffling for Fuzzy Logic PD+G Controller Optimization in Robotic Manipulators

Duc Hoang Nguyen
Random Articles
Reseach Article

Comparative Analysis of 4x4 Vedic and Conventional Multiplier with different Adders at 32 nm in different Geometrical Devices

by Sanjay S. Chopade, Dinesh V. Padole
journal cover thumbnail

International Journal of Computer Applications
Foundation of Computer Science (FCS), NY, USA
Volume 159 - Number 4
Year of Publication: 2017
Authors: Sanjay S. Chopade, Dinesh V. Padole
10.5120/ijca2017912904

Sanjay S. Chopade, Dinesh V. Padole . Comparative Analysis of 4x4 Vedic and Conventional Multiplier with different Adders at 32 nm in different Geometrical Devices. International Journal of Computer Applications. 159, 4 ( Feb 2017), 14-19. DOI=10.5120/ijca2017912904

@article{ 10.5120/ijca2017912904,
author = { Sanjay S. Chopade, Dinesh V. Padole },
title = { Comparative Analysis of 4x4 Vedic and Conventional Multiplier with different Adders at 32 nm in different Geometrical Devices },
journal = { International Journal of Computer Applications },
issue_date = { Feb 2017 },
volume = { 159 },
number = { 4 },
month = { Feb },
year = { 2017 },
issn = { 0975-8887 },
pages = { 14-19 },
numpages = {9},
url = { https://ijcaonline.org/archives/volume159/number4/26989-2017912904/ },
doi = { 10.5120/ijca2017912904 },
publisher = {Foundation of Computer Science (FCS), NY, USA},
address = {New York, USA}
}
%0 Journal Article
%1 2024-02-07T00:04:50.968224+05:30
%A Sanjay S. Chopade
%A Dinesh V. Padole
%T Comparative Analysis of 4x4 Vedic and Conventional Multiplier with different Adders at 32 nm in different Geometrical Devices
%J International Journal of Computer Applications
%@ 0975-8887
%V 159
%N 4
%P 14-19
%D 2017
%I Foundation of Computer Science (FCS), NY, USA
Abstract

Devices optimization for power and speed is a major issue in ultra low power applications. The evolution of the MOSFET has proven to be the best choice for next generation processes. Portable device should have good battery life.Processor speed depends mainly on the multiplier. Paper present the analysis of 4-bit multiplier using a Vedic Mathematics (Urdhva Tiryagbhyam sutra) and conventional multiplier with two different adders has been realized using carry look ahead adder and ripple carry adder. Comparative study of multipliers is done for low power requirement and high speed. The main purpose of the paper is to investigate the better adder and multiplication technique. It is observed that the conventional multiplier with Carry look ahead adder is stable and power efficient. Finfet based conventional multiplier with CLA adder is having 10 % less energy delay product than Finfet based VEDIC multiplier with CLA adder and 21.9 % less than FDSOI based conventional multiplier with CLA adder at supply voltage 0.9 V. The variation shows that Finfet based vedic multiplier with CLA adder is having less process variation than fdsoi based conventional multiplier with CLA adder

References
  1. Roy K, Mukhopadhyay S, Mahmoodi-Meimand H. Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits. Proceedings of the IEEE. 2003;91(2):305-327.
  2. Colinge J. Silicon-on-insulator technology. Boston: Kluwer Academic Publishers; 1991.
  3. Chenming Hu, Bokor J, Tsu-Jae King, Anderson E, Kuo C, Asano K et al. Finfet-a self-aligned double-gate MOSFET scalable to 20 nm. IEEE Trans Electron Devices. 2000;47(12):2320-2325.
  4. Singhal S, Kumar S, Upadhyay S, Nagaria RK. Comparative study of Double Gate SOI Finfet and trigate Bulk MOSFET structures. 2013 Students Conference on Engineering and Systems (SCES). 2013;1- 5.
  5. Bhattacharya D, Jha NK. Finfets: from devices to architectures. Digitally-Assisted Analog and Analog-Assisted Digital IC Design. :21–55.
  6. Haghparast, M., S.J. Jassbi, K. Navi and O. Hashemipour, 2008. Design of a novel reversible multiplier circuit using HNG gate in nanotechnology. World Appl. Sci. J., 3(6): 974- 978.
  7. Premananda B.S.,Samarth S. Pai,Shashank B.,Shashank S. Bhat "Design and Implementation of 8-Bit Vedic Multiplier",International Journal of Advanced Research in Electrical,Electronics and Instrumentation Engineering(IJAREEIE):Vol. 2, Issue 12, December 2013
  8. Srikanth G, Nasam Sai Kumar, "Design of High speed Low Power Reversible Vedic multiplier and Reversible Divider",Int. Journal of Engineering Research and Applications(IJERA)-Vol. 4, Issue 9( Version 5), September 2014.
  9. Sowmiya.M, Nirmal kumar.R, Dr. S.Valarmathy, Karthick.S, "Design Of Efficient Vedic Multiplier by the analysis of adders",International Journal of Emerging Technology and Advanced Engineering(IJETAE)-Volume 3, Issue 1, January 2013.
  10. Sumit Vaidya and Deepak Dandekar, "DELAY-POWER PERFORMANCE COMPARISON OF MULTIPLIERS IN VLSI CIRCUIT DESIGN",International Journal of Computer Networks & Communications (IJCNC), Vol.2, No.4, July 2010.
  11. Gaurav Sharma,Arjun Singh Chauhan,Himanshu Joshi,Satish Kumar Alaria, "Delay Comparison of 4 by 4 Vedic Multiplier based on Different Adder Architectures using VHDL",International Journal of IT, Engineering and Applied Sciences Research (IJIEASR)-Volume 2, No. 6, June 2013
  12. ITRS, International Technology Roadmap for semiconductors, 2005.
  13. Performance S.S. Chopade, S.D. Pable, Dinesh V Padole,"Analysis of CNFET based Interconnect Drivers for Sub-threshold Circuits", International Journal of Computer Applications,Volume 60– No.4, December 2012
Index Terms

Computer Science
Information Sciences

Keywords

Ripple Carry Adder vedic multiplier Energy Delay Product(EDP)

Powered by PhDFocusTM