The week's pick
Random Articles
Reseach Article
A Novel circuit of SRAM Cell Against Single-Event Multiple Effects for 45nm Technology
| International Journal of Computer Applications |
| Foundation of Computer Science (FCS), NY, USA |
| Volume 149 - Number 7 |
| Year of Publication: 2016 |
| Authors: Bobbili Naveen Kumar, C. Padmini |
10.5120/ijca2016911429
|
Bobbili Naveen Kumar, C. Padmini . A Novel circuit of SRAM Cell Against Single-Event Multiple Effects for 45nm Technology. International Journal of Computer Applications. 149, 7 ( Sep 2016), 1-5. DOI=10.5120/ijca2016911429
Abstract
As CMOS technology down sized into double digit nanometer ranges, variations are a serious concern due to uncertainty in devices and interconnect characteristics. The single event upset (SEU) is changing the state of a memory cell due to the strike of an energetic particle. The single event multiple effects are likely to increase in nanometer CMOS technology due to reduced device size and scaling of power supply voltage.SRAM cells are sensitive to radiation induced hazards. Therefore, designing a reliable novel SRAM cell is an important challenge against SEU. In this paper, the proposed SRAM cell that provides a better features than their recent proposed SRAM cells. The simulation results and analysis represent that the proposed SRAM cell exhibits the high robustness against single event multiple effects (SEMEs). Moreover, the proposed SRAM cell successfully reduced the power consumption by 41% and write delay by 2% in comparison with the existing radiation-hardened SRAM cells at the cost of circuit complexity. The process corner analysis displays the comparison of power and delay of the proposed and existing SRAM cells. It shows that the proposed memory cell consumes less power than previous memory cells.
References
- R. Rajaei, M. Tabandeh, and B. Rashidian, “Single event upset immune latch circuit design using c-element,” in Proc. IEEE 9th ASICON, Xiamen, China, pp. 252-255, Oct. 25-28, 2011.
- Y. S. Dhillon, A. U. Diril, A. Chatterjee, and A. D. Singh, “Analysis and optimization of nanometer CMOS circuits for soft-error tolerance,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 14, no. 5, pp. 514-524, May 2006.
- T. Karnik, P. Hazucha, “Characterization of soft errors caused by single event upsets in CMOS processes”. Dependable and Secure Computing, IEEE Trans on Vol 1, Issue 2, April-June 2004.
- Hazucha, P.; Svensson, C.; “Impact of CMOS technology scaling on the atmospheric neutron soft error rate”. Nuclear Science, IEEE Transactions on Vol 47, pp:2586-2594, Issue 6, Part 3, Dec. 2000.
- T. Calin, M. Nicoladis, and R. Velazco, “Upset hardened memory design for submicron CMOS technology,” IEEE Trans. Nucl. Sci., vol. 43, no. 6, pp. 2874-2878, Dec. 1996.
- P. Hazucha, K. Johansson, and C. Svensson, “Neutron induced soft errors in cmos memories under reduced bias,” IEEE Transactions on Nuclear Science, vol. 45, no. 6, pp. 2921-2928, 1998.
- P. E. Dodd and L.W. Massengill, “Basic mechanisms and modeling of single-event upset in digital microelectronics,” IEEE Trans. Nucl. Sci., pp. 583-602, Jun. 2003.
- F. L. Yang and R. A. Saleh, “Simulation and analysis of transient faults in digital circuits,” IEEE J. Solid State Circuits, vol. 27, no. 3, pp. 258-264, Mar. 1992.
- R. Rajaei, M. Tabandeh, and M. Fazeli, “Soft error rate estimation for combinational logic in presence of single event multiple transients,” J. Circuits, Syst., Comput., vol. 23, no. 6, Jul. 2014, Art. ID. 1450091.
- M. Fazeli, S. G. Miremadi, A. Ejlali, and A. Patooghy, “Low energy single event upset/single event transient-tolerant latch for deep submicron technologies,” IETComput.Dig. Technol., vol. 3, no. 3, pp. 289-303, May2009.
- E. Ibe, H. Taniguchi, Y. Yahagi, K. Shimbo, and T. Toba, “Impact of scaling on neutron-induced soft error in SRAMs from a 250 nm to a 22 nm design rule,” IEEE Trans. Electron Devices, vol. 57, no. 7, pp. 1527-1538, Jul. 2010.
- S. Lin, Y. B. Kim, and F. Lombardi, “A 11-transistor nanoscale CMOS memory cell for hardening to soft errors,” IEEE Trans. Very Large Scale Integr. Syst., vol. 19, no. 5, pp. 900-904, May. 2011.
- S. Lin, Y. B. Kim, and F. Lombardi, “Analysis and design of nanoscale CMOSstorage elements for single-event hardening with multiple-node upset,” IEEE Trans. Device Mater. Rel., vol. 12, no. 1, pp. 68-77, Mar. 2012.
- P. E. Dodd and F.W. Sexton, “Critical charge concepts for cmos srams,” IEEE Transactions on Nuclear Science, vol. 42, no. 6, pp. 1764-1771, Dec. 1995.
- N. Seifert et al., “On the radiation-induced soft error performance of hardened sequential elements in advanced bulk CMOS technologies,” in Proc. IEEE IRPS, pp. 188-197, 2010.
- F. Vargas and M. Nicolaidis, “Seu - tolerant sram design based on current monitoring,” Fault-Tolerant Computing, 1994. FTCS-24. Digest of Papers., pp. 106-115, 1994.
- G. Messenger, “Collection of charge on junction nodes from ion tracks,” IEEE Trans. Nucl. Sci., vol. 29, no. 6, pp. 20242031, Dec. 1982.
- H. Cha and J. H. Patel, “A logic-level model for-particle hits in CMOS circuits,” in Proc. 12th IEEE ICCD, pp. 538-542, 1993.
- Ramin Rajaei, Bahar Asgari, Mahmoud Tabandeh, and Mahdi Fazeli, “Design of robust SRAM cell against single-event multiple effects for nanometer technologies,” IEEE Trans. Device Mater. Rel.,vol. 15, no. 3, pp. 429-435, Sep. 2015.
- R. Rajaei, M. Tabandeh, and M. Fazeli, “Single Event Multiple Upset (SEMU) tolerant latch designs in presence of process and temperature variations,” J. Circuits, Syst., Comput., vol. 24, no. 1, Jan. 2015, Art. ID. 1550007.
Index Terms
Keywords