The week's pick
Random Articles
Reseach Article
A Review - Design of Area and Power Efficient Digital FIR Filter Based On Faithfully Rounded Truncated 12-Bit Constant
| International Journal of Computer Applications |
| Foundation of Computer Science (FCS), NY, USA |
| Volume 149 - Number 6 |
| Year of Publication: 2016 |
| Authors: Sonal Gupta, Umashankar Kurmi |
10.5120/ijca2016911432
|
Sonal Gupta, Umashankar Kurmi . A Review - Design of Area and Power Efficient Digital FIR Filter Based On Faithfully Rounded Truncated 12-Bit Constant. International Journal of Computer Applications. 149, 6 ( Sep 2016), 38-41. DOI=10.5120/ijca2016911432
Abstract
Finite impulse response (FIR) designs are given exploitation the conception of rounded truncated multipliers 12bit. we have a tendency to think about the optimization of bit width without sacrificing the frequency response and output preciseness. A smallest amount comes to of dissimilar pairs or groups of symbols and residues are often used to code a set of coefficients support on their likelihood and conditional probability of occurrence. This ingenious idea permits the notion of entropy to be applied as a quantitative measure to evaluate the coding density of various compositions of symbols towards a set of coefficients. No uniform constant quantization with correct filter order is projected to attenuate total region expenditure. Multiple invariable multiplication/increase during an exceedingly in a very} direct FIR structure is implemented exploitation an improved version of truncated multipliers. Multiple constant multiplication/ accumulation during an exceedingly in a very} synchronized direct FIR structure are implemented using an improved version of truncated multipliers.
References
- M. M. P., E. I. B., and L. Wanhammar, “Design of high-speed multiplier less filters using a nonrecursive signed common subexpression algorithm,” IEEE Trans. Circuits Syst. II,. Signal Process, no. 3, pp. 196–203.
- C.-H. Chang, J. Chen, and A. P. Vinod, “Information theoretic approach to complexity reduction of FIR filter design,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 55, no. 8, pp. 2310–2321.
- F. Xu, C. H. Chang, and C. C. Jong, “Contention resolution—A new approach to versatile subexpressions sharing in multiple constant multiplications,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 55, no. 2, pp. 559–571.
- I.-C. Park and H.-J. Kang, “Digital filter synthesis based on an algorithm to generate all minimal signed digit representations,” IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 21, no. 12, pp. 1525– 1529.
- A.Deepika, A.Bhuvaneswari, “Low Power Fir Filter Design Using Truncated Multiplier” International Journal of Engineering Trends and Technology (IJETT) – Volume 10 Number 1 Apr 2014
- Shen Fu Hsiao, Jun Hong Zhang Jian, and Ming Chih Chen,”Low Cost FIR FilterDesigns Based on Faithfully Rounded Truncated Multiple Constant Multiplication/Accumulation,”IEEE transactions on circuits and systems II: Exp.Briefs, vol. 60, No. 5, May 2013
- P. K. Meher, “New approach to look-up-table design and memory-based realization of FIR digital filter,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 57, no. 3, pp. 592–603, Mar. 2010.
- S. Hwang, G. Han, S. Kang, and J.-S. Kim, “New distributed arithmetic algorithm for low-power FIR filter implementation,” IEEE Signal Process. Lett. vol. 11, no. 5, pp. 463–466, May 2004.
- Jiafeng Xie, Jian jun He, and P. K. Meher ,”Low Latency Systolic Montgomery Multiplier for Finite Field GF(2m) Based on Pentanomials” IEEE Trans. On Very Large Scale Integration (VLSI) Sys., Vol. 21, No. 2, February 2013.
- Ron S. Waters, . and Earl E.Swartzlander,”A Reduced Complexity Wallace Multiplier Reduction”, IEEE Trans. On Computers, . No. 8, August 2010
Index Terms
Keywords