CFP last date
20 January 2025
Call for Paper
February Edition
IJCA solicits high quality original research papers for the upcoming February edition of the journal. The last date of research paper submission is 20 January 2025

Submit your paper
Know more
The week's pick
Responsive image
SFLA-Based Line Balancing and Task Optimization in Master-Slave Controlled Hanger Transportation Systems for Garment Production

Duc Hoang Nguyen
Random Articles
Reseach Article

Novel method to reduce Inter Core Communication in a Multi Core System

by Jayanth H., Umadevi V., Gurudath A. S.
journal cover thumbnail

International Journal of Computer Applications
Foundation of Computer Science (FCS), NY, USA
Volume 148 - Number 5
Year of Publication: 2016
Authors: Jayanth H., Umadevi V., Gurudath A. S.
10.5120/ijca2016911114

Jayanth H., Umadevi V., Gurudath A. S. . Novel method to reduce Inter Core Communication in a Multi Core System. International Journal of Computer Applications. 148, 5 ( Aug 2016), 26-30. DOI=10.5120/ijca2016911114

@article{ 10.5120/ijca2016911114,
author = { Jayanth H., Umadevi V., Gurudath A. S. },
title = { Novel method to reduce Inter Core Communication in a Multi Core System },
journal = { International Journal of Computer Applications },
issue_date = { Aug 2016 },
volume = { 148 },
number = { 5 },
month = { Aug },
year = { 2016 },
issn = { 0975-8887 },
pages = { 26-30 },
numpages = {9},
url = { https://ijcaonline.org/archives/volume148/number5/25755-2016911114/ },
doi = { 10.5120/ijca2016911114 },
publisher = {Foundation of Computer Science (FCS), NY, USA},
address = {New York, USA}
}
%0 Journal Article
%1 2024-02-06T23:52:33.019086+05:30
%A Jayanth H.
%A Umadevi V.
%A Gurudath A. S.
%T Novel method to reduce Inter Core Communication in a Multi Core System
%J International Journal of Computer Applications
%@ 0975-8887
%V 148
%N 5
%P 26-30
%D 2016
%I Foundation of Computer Science (FCS), NY, USA
Abstract

The architectural advancements in desktop computing have made embedded devices in real time applications to adopt multi core architectures. The main challenge in multi core programming is the process of communication between the different executing cores. Effectiveness of parallel programming in multi core architectures lies in method used for communication. Communication using shared cache is one of the popular approaches. This paper discusses in detail one of the novel methods of inter core communication. Correctness of the algorithm has been based on results obtained on a hard real time system.

References
  1. Future of Embedded Systems, http://www.techonline.com/ electrical-engineers/education-training/webinars/4429820/The-Future-of-Embedded-Systems,Wind River Systems, May 1, 2014
  2. Shin’ichi Miura, Toshihiro Hanawa, TaisukeBoku, Mitsuhisa Sato: XMCAPI: Inter-Core Communication Interface on Multi-chip Embedded Systems, Ninth IEEE/IFIP International Conference on Embedded and Ubiquitous Computing, pp. 397-402, 2011.
  3. HengQuan, Ruijing Xiao, Kaidi You, Bei Huang, Xiaoyang Zeng, Zhiyi Yu.: A Simple High-Efficient Inter-Core Communication Mechanism for Multi-Core Systems, State Key Laboratory of ASIC and System, Fudan University, Shanghai.
  4. VilmaTomço, AnetaDeliu, IgliTafa: A Trade-off between Complexity and Performance over Multi-core Systems,International Conference on Advances in Computing,Communications and Informatics (ICACCI), pp. 1509-1514, 2014.
  5. Haibo Zeng, Marco Di Natale: Mechanisms for Guaranteeing Data Consistency and Flow Preservation in AUTOSAR Software on Multi-core Platforms, pp. 140-149, 2011.
  6. Embedded Control Systems Design and Learning, https://en.wikibooks.org/wiki/Embedded_Control_Systems_Design/Learning_from_failure.
  7. Hongwei Zhou, Rangyu Deng, Zefu Dai, Xiaobo Yan, Ying Zhang and Caixia Sun: The virtual open page buffer for multi-core andmulti-thread processors, 2014 IEEE International Conference on High Performance Computing and Communications (HPCC), 2014 IEEE 6th InternationalSymposium on Cyberspace Safety and Security (CSS) and 2014 IEEE 11th International Conference on Embedded Softwareand Systems (ICESS), pp. 290-297,2014.
  8. Longfei Tan , Zhao Han,Chunguang Chen,Yinghua He ; Kunlong Zhang : A Non-blocking Self-Organizing Linked List Algorithm, Parallel and Distributed Computing, Applications and Technologies (PDCAT), 2012 13th International Conference, pp. 71-76, 2012
  9. Jayanth.H, Umadevi.V, Gurudath A.S : Intelligent task allocation in multi core environment, International Journal of Computer applications, pp. 34-39, 2015.
  10. Crespo A. , Ripoll, I , MasmanoM: Partitioned Embedded Architecture Based on Hypervisor: The XtratuM Approach, Dependable Computing Conference (EDCC), 67 – 72, 2010.
  11. Embedded Hypervisors, https://en.wikipedia.org/ wiki/ Embedded_hypervisor.
  12. DMAhttps://www.techopedia.com/definition/2770/dynamic-random-access-memory-dram.
Index Terms

Computer Science
Information Sciences

Keywords

Multi core data bank memory lock functional split

Powered by PhDFocusTM