CFP last date
20 December 2024
Reseach Article

Low Power and High Gain Operational Transconductance Amplifier

by Archita Jain, Anshu Gupta
International Journal of Computer Applications
Foundation of Computer Science (FCS), NY, USA
Volume 144 - Number 5
Year of Publication: 2016
Authors: Archita Jain, Anshu Gupta
10.5120/ijca2016910278

Archita Jain, Anshu Gupta . Low Power and High Gain Operational Transconductance Amplifier. International Journal of Computer Applications. 144, 5 ( Jun 2016), 30-33. DOI=10.5120/ijca2016910278

@article{ 10.5120/ijca2016910278,
author = { Archita Jain, Anshu Gupta },
title = { Low Power and High Gain Operational Transconductance Amplifier },
journal = { International Journal of Computer Applications },
issue_date = { Jun 2016 },
volume = { 144 },
number = { 5 },
month = { Jun },
year = { 2016 },
issn = { 0975-8887 },
pages = { 30-33 },
numpages = {9},
url = { https://ijcaonline.org/archives/volume144/number5/25177-2016910278/ },
doi = { 10.5120/ijca2016910278 },
publisher = {Foundation of Computer Science (FCS), NY, USA},
address = {New York, USA}
}
%0 Journal Article
%1 2024-02-06T23:46:49.782409+05:30
%A Archita Jain
%A Anshu Gupta
%T Low Power and High Gain Operational Transconductance Amplifier
%J International Journal of Computer Applications
%@ 0975-8887
%V 144
%N 5
%P 30-33
%D 2016
%I Foundation of Computer Science (FCS), NY, USA
Abstract

A Positive feedback method for operational transconductance amplifiers is proposed operating at subthreshold region. In this paper a differential amplifier has designed with gain enhancement technique using positive feedback. The proposed circuit has improved specifications such as high DC gain, low power dissipation as compared to previous work. We designed CMOS OTA in a UMC 180nm technology powered with 1.8V exhibits 91.23-dB DC gain while consuming 35.72nW.

References
  1. Clark,T., Woodley,R., De Halas,D., “Gas-Graphite Systems”, Nuclear Graphite, 1962, in Academic press.
  2. Baker,R., “CMOS:Circuit Design, Layout and Simulation”, 2005, in Wiley-IEEE press.
  3. Pude, M., Macchietto, C., Singh, P., “Maximum Intrinsic Gain Degradation in Technology Scaling”, 2007, Semiconductor Device Research Symposium.
  4. Tran, P., Hess, H., Noren, K., “Operational Amplifier Design with Gain Enhancement differential Amplifier”, 2012, IEEE Industrial Electronics Society.
  5. Tran, P., Hess, H., Noren, K., “Gain-Enhancement Differential Amplifier using positive Feedback”, 2012, Symposium on Circuits and Systems.
  6. Holdberg, D., Allen, P., “CMOS Analog Circuit Design”, 1987.
  7. Schlarmann, M., Malik, S., Geiger, R., “Positive Feedback Gain-Enhancement Techniques for Amplifier Design”, 2002, Symposium on Circuits and Systems.
  8. Pude, M., Mukund, P., Singh, P., “Amplifier Gain Enhancement with Positive feedback”, 2010, Midwest Symposium on Circuits and Systems.
  9. Abdulaziz, M., Tormanen, M., Sjoland, H., “A Compensation Technique for Two Stage Differential OTAs”, 2014, IEEE Transactions on Circuits and Systems.
  10. Bouzerara, L., Belaroussi, M., “Low Voltage, Low Power and High Gain CMOS Operational Tansconductance Amplifier”, 2002, IEEE International Symposium on Circuits and Systems.
Index Terms

Computer Science
Information Sciences

Keywords

Gain Enhancement Inverter Differential Amplifier Operational Transconductance.