The week's pick
Random Articles
Reseach Article
Design and Analysis of Flipped Voltage Follower for Different Aspect Ratio
| International Journal of Computer Applications |
| Foundation of Computer Science (FCS), NY, USA |
| Volume 143 - Number 13 |
| Year of Publication: 2016 |
| Authors: Sonam Gupta, Rajesh Mehra, Surbhi Sharma |
10.5120/ijca2016910513
|
Sonam Gupta, Rajesh Mehra, Surbhi Sharma . Design and Analysis of Flipped Voltage Follower for Different Aspect Ratio. International Journal of Computer Applications. 143, 13 ( Jun 2016), 29-32. DOI=10.5120/ijca2016910513
Abstract
This paper identifies a conventional flipped voltage follower (FVF) for high performance, low-voltage and low-power applications. This basic circuit is used as a voltage buffer, impedance matching and a level shifter. It presents more suppleness in contrast to the basic voltage follower as dc voltage level can be amended by varying aspect ratio of the MOS transistors. However, gain of the flipped voltage follower can be altered by scaling the aspect ratio (W/L) ratio of the transistors. This circuit is an essential building block for the analog circuits as it replicates the input voltage and voltage accuracy is a vital factor for high performance circuits. In this paper, proposed circuit has been designed and simulated on 45nm channel length technology. Simulated results for varying aspect ratio, W/L of 1, 2 and 3 are shown in the results with the help of input and output voltage graphs. The output voltage comes to be 95%, 90% and 85% of input voltage for W/L ratio of 1, 2 and 3 respectively.
References
- A. S. Sedra and K. C. Smith, “Microelectronic Circuits”, 6th Edition, pp-562-567, Oxford University Press, 2014.
- K. Tanno, H. Matsumoto, O. Ishizuka and Z. Tang, “Simple CMOS Voltage Follower with Resistive Load Durability,” IEEE Transactions on Circuits and Systems-II: Analog and Digital Signal Processing, Vol. 46, no. 2, pp. 172-177, Feb. 1999.
- D. K. Shedge, D. A. Itole, M. P. Gajare, P. W. Wani, “Analysis and Design of CMOS Source Followers and Super Source Follower”, ACEEE International Journal on Control System and Instrumentation. Vol. 4, no. 2, pp. 54-58, Jun. 2013.
- G. P. Pal, R. Mehra, S. Pal, “Performance Analysis of Current Source for Different Aspect Ratio”, 2015 IEEE International Conference on Computational Intelligence & Communication Technology, Vol. 5, no. 2, pp. 578-582, Dec. 2015.
- A. Worapishet, A. Demosthenous and X. Liu, “A CMOS Instrumentation Amplifier with 90-db CMRR at 2-MHz Using Capacitive Neutralization: Analysis, Design Considerations, and Implementation”, IEEE Transactions on Circuits and Systems-I: Regular Papers, Vol. 58, no.4, pp. 699-710, April 2011.
- X. Fan and P. K. Chan, “Analysis and Design of Low Distortion Source Follower”, IEEE Transactions on Circuits and Systems-I: Regular Papers, Vol. 52, no. 8, pp. 1489-1501, Aug. 2005.
- G. P. Banker, A.P. Naik and N. M. Devashrayee, “Comparative Analysis of Low Power CMOS Class- A Voltage Follower with Current Mirror as a Load”, International Journal of Electronics and Communication Technology, Vol. 2, no. 2, pp. 108-111, Jun. 2011.
- J. Aseem, J. Padaliya and V. Savani, “ Analysis and Characterisation of Different Voltage Follower Topoligies in 90nm Technology”, International Journal of Emerging Technology and Advanced Engineering, Vol. 2, no. 12, pp. 229-235, Dec. 2012.
- R. G. Carvajal, A. J. Ramirez, A. J. Lopez-Martin, A. Torralba, “The Flipped Voltage Follower: A Useful Cell for Low Voltage Low Power Circuit Design”, IEEE Transactions on Circuits and Systems-I: Regular Papers, Vol.52, no. 7, pp. 1276-1291, Jul. 2005.
- S. H. Pakala, M. Manda, P. R. Surkanti, A. Garimella, P. M. Furth, “Voltage Buffer Compensation Using Flipped Voltage in a Two Stage CMOS Opamp”, IEEE 58th Midwest Symposium on Circuits and Systems (MWSCAS), pp. 1-4, Aug. 2015.
- D. Sharma, R. Mehra, “Low-Power, Delay Optimised Buffer Design Using 70 nm Technology”, International Journal Of Computer Application. Vol. 22, no. 3, pp, 14-18, May 2011
Index Terms
Keywords