CFP last date
20 December 2024
Call for Paper
January Edition
IJCA solicits high quality original research papers for the upcoming January edition of the journal. The last date of research paper submission is 20 December 2024

Submit your paper
Know more
The week's pick
Responsive image
Improved Shuffled Frog Leaping Algorithm with Self-Adaptive Shuffling for Fuzzy Logic PD+G Controller Optimization in Robotic Manipulators

Duc Hoang Nguyen
Random Articles
Reseach Article

Design Analysis of Low Drop-Out Voltage Regulator with Current Buffer Compensation

by Rashmi Bawankar, Rajesh Mehra
journal cover thumbnail

International Journal of Computer Applications
Foundation of Computer Science (FCS), NY, USA
Volume 141 - Number 2
Year of Publication: 2016
Authors: Rashmi Bawankar, Rajesh Mehra
10.5120/ijca2016909558

Rashmi Bawankar, Rajesh Mehra . Design Analysis of Low Drop-Out Voltage Regulator with Current Buffer Compensation. International Journal of Computer Applications. 141, 2 ( May 2016), 37-41. DOI=10.5120/ijca2016909558

@article{ 10.5120/ijca2016909558,
author = { Rashmi Bawankar, Rajesh Mehra },
title = { Design Analysis of Low Drop-Out Voltage Regulator with Current Buffer Compensation },
journal = { International Journal of Computer Applications },
issue_date = { May 2016 },
volume = { 141 },
number = { 2 },
month = { May },
year = { 2016 },
issn = { 0975-8887 },
pages = { 37-41 },
numpages = {9},
url = { https://ijcaonline.org/archives/volume141/number2/24759-2016909558/ },
doi = { 10.5120/ijca2016909558 },
publisher = {Foundation of Computer Science (FCS), NY, USA},
address = {New York, USA}
}
%0 Journal Article
%1 2024-02-06T23:43:39.480886+05:30
%A Rashmi Bawankar
%A Rajesh Mehra
%T Design Analysis of Low Drop-Out Voltage Regulator with Current Buffer Compensation
%J International Journal of Computer Applications
%@ 0975-8887
%V 141
%N 2
%P 37-41
%D 2016
%I Foundation of Computer Science (FCS), NY, USA
Abstract

A Voltage Regulator which can drive on very small differential voltage is projected called Low Drop-Out Voltage Regulator (LDO). It consist of Trans-Conductance Amplifier as an Error Amplifier (EA) in accordance with it a current buffer compensation scheme. This Error Amplifier (EA) provides boost in the gain, enhanced the closed-loop bandwidth of the Low Drop-Out Voltage Regulator. While the current buffer compensation scheme using a current feedback amplifier, offers low output impendence, due to the huge gate capacitance of the pass transistor of the LDO regulator to high frequency. Also in Error Amplifier a Power Noise Cancellation Mechanism is formed which reduces the size of the Pass transistor. Due to this reduced and compact area of the proposed LDO regulator leads to an area efficient chip which finds its applications for wide range of portable electronics. Topographies of proposed LDO are experimentally tested on Cadence in a standard of 45nm technology. This proposal exploits a cascode current amplifier where a high threshold pMOS operated in the sub-threshold region, is responsible to lift the gain and produce the anticipated output voltage. The outcomes show that this circuit functions properly while there is reduction in power consumption by 43.64% and improvement in regulated Voltage output by 52%.

References
  1. Richa Singh and Rajesh Mehra, “Power Efficient design of Multiplexer using Adiabatic Logic,” International Journal of Advances in Engineering & Technology, Vol. 6, pp.246-254, Mar 2013.
  2. Pushpa Saini and Rajesh Mehra, “Leakage Power Reduction in CMOS VLSI Circuits,” International Journal of Computer Application, Vol.55, pp. 42-48, Oct. 2012.
  3. Chaitanya K. Chava and Jose Silva-Martínez, “A frequency compensation scheme for LDO voltage regulators”,  IEEE Transactions on Circuits and Systems I-regular Papers - IEEE TRANS CIRCUIT SYST-I , Vol. 51, pp. 1041-1050, 2004.
  4. Naga Prasad Reddy, Martin, Chandra Mohan , Design and VLSI Implementation of Low Voltage and Low Dropout Voltage Regulator, International Journal of Computer Trends and Technology (IJCTT) –Vol 4, pp. 2667-2676, August 2013.
  5. Y.-H. Lam and W.-H. Ki, “A 0.9 V 0.35 μm adaptively biased CMOS LDO regulator with fast transient response,” in Proc. IEEE Int. Solid- State Circuits Conf., pp. 442–443, Feb. 2008.
  6. P. Hazucha, T. Karnik, B. A. Bloechel, C. Parsons, D. Finan, and S. Borkar, “Area-efficient linear regulator with ultra-fast load regulation”, IEEE J. Solid-State Circuits, Vol. 40, pp. 993–940, Apr. 2005.
  7. Chung-Hsun Huang,Ying-Ting Ma, and Wei-Chen Liao, “Design of a Low-Voltage Low-Dropout Regulator,” IEEE Transactions on Very Large scale Integration (VLSI) systems, Vol. 22, pp.1308-1313,June 2014.
  8. Nida Ahmed, G,D.Dalvi,”Design of a Low Drop-Out Voltage Regulator using VLSI”, International journal of innovative research in electrical, electronics, instrumentation and control engineering Vol. 2, pp. 62-66, march 2014.
  9. Naga Prasad Reddy, Martin, Chandra Mohan , Design and VLSI Implementation of Low Voltage and Low Dropout Voltage Regulator, International Journal of Computer Trends and Technology (IJCTT) – Vol 4, pp. 2667-2676, August 2013.
  10. Anjali Nimkar, Shirish Pattalwar, Preeti Lawhale, “VLSI Implementation of Programmable Low Drop-Out Voltage Regulator,” International Journal of research in Engineering and Technology, Vol.4, pp. 573-578, May 2015.
  11. M. El-Nozahi, A. Amer, J. Torres, K. Entesari, and E.Sanchez-Sinencio, “High PSR low drop-out regulator with feed-forward ripple cancellation technique,” IEEE J. Solid- State Circuits, Vol. 45, pp. 565–577,Mar 2010.
  12. Yen-Chia Chu and Le-Ren Chang-Chien, “ Digitally Controlled Low-Dropout Regulator with Fast- Transient and Autotuning Algorithms’’ IEEE Transactions on Power Electronics, Vol. 28, pp.4308-4317, September 2013.
  13. Xinquan Lai and Donglai Xu, “An Improved CMOS Error Amplifier Design for LDO Regulators in Communication Applications”,7th WSEAS Int. Conf. on Electronics, Hardware, Wireless and Optical Communications, Cambridge, UK, pp.31-34, Feb 2008.
  14. “CMOS Circuit Design, Layout and Simulation” by R. Jacob Baker, IEEE Press Series on Microelectronic Systems, Stuart K. Tewksbury and Joe E. Brewer, Series Editors.
  15. Ka Nang Leung, Yuan Yen Mai, and Philip K. T. Mok “ A Chip-Area Efficient Voltage Regulator for VLSI Systems’’, IEEE Transactions on Very Large Scale Integration (VLSI) systems, Vol. 18, pp.1757-1762, December 2010.
  16. Anjali Nimkar, Shirish Pattalwar, Preeti Lawhale, “Design of a Programmable Low Drop-Out Regulator using CMOS Technology,” International Journal of Innovative Research in Computer and Communication Engineering, Vol.3, pp. 957-963, Feb 2015.
  17. Yeong-Tsair Lin *, Chi-Cheng Wu, Mei-Chu Jen, Dong-Shiuh Wu, and Zhe-Wei Wu, “A Low Drop-Out Regulator Using Current Buffer Compensation Technique”, IEEE, 2010.
Index Terms

Computer Science
Information Sciences

Keywords

Low Drop-Out Voltage Regulator Trans-conductance Amplifier Programmable Circuit Cadence.

Powered by PhDFocusTM