|International Journal of Computer Applications
|Foundation of Computer Science (FCS), NY, USA
|Volume 135 - Number 7
|Year of Publication: 2016
|Authors: Arunkumar P. Chavan, Rahul Verma, Nishanth S. Bhat
Arunkumar P. Chavan, Rahul Verma, Nishanth S. Bhat . High Speed 32-bit Vedic Multiplier for DSP Applications. International Journal of Computer Applications. 135, 7 ( February 2016), 35-38. DOI=10.5120/ijca2016908478
Digital signal processing typically requires large number of mathematical operations to be performed repeatedly on the samples of data with less delay and power consumption. Multiplication is the fundamental arithmetic operation and determines the overall execution time of the processor. In this paper two high speed 32-bit Vedic multipliers are designed based on Urdhva-Triyakhbhyam sutra. Addition of partial products of proposed multipliers is done using Kogge stone adder and ripple carry adder respectively. Proposed multiplier-1 and proposed multiplier-2 were compared with the one with the highest speed and a reduction of 77% and 65.37% is achieved respectively. The coding is done using Verilog HDL and synthesized using cadence tool.