The week's pick
Random Articles
Reseach Article
High Speed 32-bit Vedic Multiplier for DSP Applications
| International Journal of Computer Applications |
| Foundation of Computer Science (FCS), NY, USA |
| Volume 135 - Number 7 |
| Year of Publication: 2016 |
| Authors: Arunkumar P. Chavan, Rahul Verma, Nishanth S. Bhat |
10.5120/ijca2016908478
|
Arunkumar P. Chavan, Rahul Verma, Nishanth S. Bhat . High Speed 32-bit Vedic Multiplier for DSP Applications. International Journal of Computer Applications. 135, 7 ( February 2016), 35-38. DOI=10.5120/ijca2016908478
Abstract
Digital signal processing typically requires large number of mathematical operations to be performed repeatedly on the samples of data with less delay and power consumption. Multiplication is the fundamental arithmetic operation and determines the overall execution time of the processor. In this paper two high speed 32-bit Vedic multipliers are designed based on Urdhva-Triyakhbhyam sutra. Addition of partial products of proposed multipliers is done using Kogge stone adder and ripple carry adder respectively. Proposed multiplier-1 and proposed multiplier-2 were compared with the one with the highest speed and a reduction of 77% and 65.37% is achieved respectively. The coding is done using Verilog HDL and synthesized using cadence tool.
References
- Kelly Liew Suet Swee,Lo Hai Hiung, “ Performance Comparison Review of 32-Bit Multiplier Designs”,4th International Conference on Intelligent and Advanced Systems ,2012.
- Zih-Heng Chen, Ming-Haw Jing, Trieu-Kien Truong,Yaotsu Chang,”Another Look at the Sequential Multiplier over Normal Bases”,IEEE Asia Pacific Conference on Circuits and Systems, 2006.
- Aravind Babu S, Babu Ramki S, Sivasankaran K,”Design and Implementation of High Speed and High Accuracy Fixed-width Modified Booth Multiplier for DSP Application”,International Conference on Advances in Electrical Engineering (ICAEE),2014 .
- Abhyarthana Bisoyi, Mitu Baral, Manoja Kumar Senapati,”Comparison ofa 32-Bit Vedic Multiplier With A Conventional Binary Multiplier”, IEEE International Conference on Advanced Communication Control and Computing Technologies (lCACCCT),2014.
- Honey Durga Tiwari, Ganzorig Gankhuyag, Chan Mo Kim, Yong Beom Cho,”Multiplier design based on ancient Indian Vedic Mathematics”, International SoC Design Conference, 2008.
- Hanumantharaju M.C,Jayalaxmi .H,Renuka R.K,Ravishankar .M,”A High Speed Block Convolution using Ancient Indian Vedic Mathematics”,International Conference on Computational Intelligence and Multimedia Applications ,2007
- Mangesh B Kondalkar,Arunkumar P Chavan,P Narashimaraja ,” Improved Fault Tolerant Sparse Kogge Stone Adder“ International Journal of Computer Applications (0975 – 8887) Volume 75– No.10, August 2013.
- Jagadeshwar Rao M,Sanjay Dubey,“A High Speed and Area Efficient Booth Recoded Wallace Tree Multiplier for fast Arithmetic Circuits”, Asia Pacific Conference on Postgraduate Research in Microelectronics & Electronics (PRIMEASIA),2012.
- Xuan-Vy Luu, Trong-Thuc Hoang, and Trong-Tu Bui,Anh-Vu Dinh-Duc,”A High-speed Unsigned 32-bit Multiplier Based on Booth-encoder and Wallace-tree Modifications”,The International Conference on Advanced Technologies for Communications (ATC'14)
Index Terms
Keywords