CFP last date
20 December 2024
Call for Paper
January Edition
IJCA solicits high quality original research papers for the upcoming January edition of the journal. The last date of research paper submission is 20 December 2024

Submit your paper
Know more
The week's pick
Responsive image
Improved Shuffled Frog Leaping Algorithm with Self-Adaptive Shuffling for Fuzzy Logic PD+G Controller Optimization in Robotic Manipulators

Duc Hoang Nguyen
Random Articles
Reseach Article

Area Efficient High Speed Vedic Multiplier using Common Boolean Logic

by Nikita Jain, Jitendra Jain, Krishna Kant Nayak
journal cover thumbnail

International Journal of Computer Applications
Foundation of Computer Science (FCS), NY, USA
Volume 132 - Number 2
Year of Publication: 2015
Authors: Nikita Jain, Jitendra Jain, Krishna Kant Nayak
10.5120/ijca2015907308

Nikita Jain, Jitendra Jain, Krishna Kant Nayak . Area Efficient High Speed Vedic Multiplier using Common Boolean Logic. International Journal of Computer Applications. 132, 2 ( December 2015), 46-48. DOI=10.5120/ijca2015907308

@article{ 10.5120/ijca2015907308,
author = { Nikita Jain, Jitendra Jain, Krishna Kant Nayak },
title = { Area Efficient High Speed Vedic Multiplier using Common Boolean Logic },
journal = { International Journal of Computer Applications },
issue_date = { December 2015 },
volume = { 132 },
number = { 2 },
month = { December },
year = { 2015 },
issn = { 0975-8887 },
pages = { 46-48 },
numpages = {9},
url = { https://ijcaonline.org/archives/volume132/number2/23570-2015907308/ },
doi = { 10.5120/ijca2015907308 },
publisher = {Foundation of Computer Science (FCS), NY, USA},
address = {New York, USA}
}
%0 Journal Article
%1 2024-02-06T23:28:48.932684+05:30
%A Nikita Jain
%A Jitendra Jain
%A Krishna Kant Nayak
%T Area Efficient High Speed Vedic Multiplier using Common Boolean Logic
%J International Journal of Computer Applications
%@ 0975-8887
%V 132
%N 2
%P 46-48
%D 2015
%I Foundation of Computer Science (FCS), NY, USA
Abstract

Abstract-In the advanced digital technology the need is of high speed in real time system along with the improvement in implementation issue. Vedic Multipliers has been used to solve the typical and tedious engineering calculation by simple Vedic methods. Here in this paper we have proposed the Vedic multiplier with Common Boolean Logic adder to improve the propagation delay time and area on silicon chip. With this slight improve in the multiplier, great results have been achieved in signal processing tasks. The VM has been designed for the target device XC3S400 -5 PQ208.

References
  1. Laxman P.Thakre, Suresh Balpande, Umesh Akare, Sudhir Lande, “Performance Evaluation and Synthesis of Multiplier used in FFT operation using Conventional and Vedic algorithms,” Third international conference on emerging trends in Engineering and Technology , IEEE, 2010.
  2. S. S. Kerur, Prakash Narchi, Jayashree C N, Harish M Kittur and Girish V. A., “Implementation of Vedic Multiplier for Digital Signal Processing,” International Conference on VLSI ,Communication & Instrumentation (ICVCI), 2011.
  3. G.Vaithiyanathan, K.Venkatesan, S.Sivaramakrishnan, S.Sivaand, S.Jayakumar, “Simulation and implementation of Vedic multiplier usingVHDL code,” International Journal of Scientific & Engineering Research, vol.4, 2013.
  4. Pushpalata Verma and K. K. Mehta, “Implementation of an Efficient Multiplier based on Vedic Mathematics Using EDA Tool,” International Journal of Engineering and Advanced Technolog(IJEAT), vol.1, June 2012.
  5. C. Cheng and K. K. Parhi, “Furthur complexity reduction of parallel FIR filters,” in Proc. IEEE ISCAS, May 2005, vol. 2, pp. 1835–1838.
  6. C. Cheng and K. K. Parhi, “Low-cost parallel FIR structures with 2-stage parallelism,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 54, no. 2, pp. 280–290, Feb. 2007.
  7. J. G. Chung and K. K. Parhi, “Frequency-spectrum-based low-area low-power parallel FIR filter design,” EURASIP J. Appl. Signal Process., vol. 2002, no. 9, pp. 444–453, Jan. 2002.
  8. K. K. Parhi, VLSI Digital Signal Processing systems: Design and Implementation. New York: Wiley, 1999.
  9. Nivedita A. Pande, Vaishali Niranjane, Anagha V. Choudhari, “ Vedic Mathematics for Fast Multiplication in DSP,” International Journal of Engineering and Innovative Technology (IJEIT) ,vol.2, 2013.
  10. Krishnaveni D. and Umarani.T.G, “Vlsi implementation of Vedic multiplier with reduced delay,” International Journal of Scientific & Engineering Research, vol.2, May-2011.
Index Terms

Computer Science
Information Sciences

Keywords

FIR filters Common Boolean Logic (CBL) Vedic Multiplier Digital Signal Processing.

Powered by PhDFocusTM