CFP last date
20 January 2025
Call for Paper
February Edition
IJCA solicits high quality original research papers for the upcoming February edition of the journal. The last date of research paper submission is 20 January 2025

Submit your paper
Know more
The week's pick
Responsive image
SFLA-Based Line Balancing and Task Optimization in Master-Slave Controlled Hanger Transportation Systems for Garment Production

Duc Hoang Nguyen
Random Articles
Reseach Article

Implementation of a Single-Channel HDLC Controller on FPGA

by Hichem Semira, Mohamed Benouaret, Saliha Harize
journal cover thumbnail

International Journal of Computer Applications
Foundation of Computer Science (FCS), NY, USA
Volume 131 - Number 3
Year of Publication: 2015
Authors: Hichem Semira, Mohamed Benouaret, Saliha Harize
10.5120/ijca2015907208

Hichem Semira, Mohamed Benouaret, Saliha Harize . Implementation of a Single-Channel HDLC Controller on FPGA. International Journal of Computer Applications. 131, 3 ( December 2015), 16-23. DOI=10.5120/ijca2015907208

@article{ 10.5120/ijca2015907208,
author = { Hichem Semira, Mohamed Benouaret, Saliha Harize },
title = { Implementation of a Single-Channel HDLC Controller on FPGA },
journal = { International Journal of Computer Applications },
issue_date = { December 2015 },
volume = { 131 },
number = { 3 },
month = { December },
year = { 2015 },
issn = { 0975-8887 },
pages = { 16-23 },
numpages = {9},
url = { https://ijcaonline.org/archives/volume131/number3/23429-2015907208/ },
doi = { 10.5120/ijca2015907208 },
publisher = {Foundation of Computer Science (FCS), NY, USA},
address = {New York, USA}
}
%0 Journal Article
%1 2024-02-06T23:26:18.070033+05:30
%A Hichem Semira
%A Mohamed Benouaret
%A Saliha Harize
%T Implementation of a Single-Channel HDLC Controller on FPGA
%J International Journal of Computer Applications
%@ 0975-8887
%V 131
%N 3
%P 16-23
%D 2015
%I Foundation of Computer Science (FCS), NY, USA
Abstract

HDLC are the high level data link control procedures established by ISO, They are widely used in digital communication and are the bases of many other data link control protocols. The objective of this paper is to implement a Single-Channel HDLC Controller on an Altera FPGA. All the modules such as the transmitter and the receiver are designed and implemented using VHDL programming language and illustrated with a detailed schema. The software tools used in this work include Altera Quartus II 8.1 and ModelSim Altera 6.1g. The target circuit is the Cyclone II EP2C35F672C6.

References
  1. Information technology -- Telecommunications and information exchange between systems -- High-level data link control (HDLC) procedures, ISO/IEC 13239:2002, www.iso.org.
  2. Yuanlin Lu; Zhigong Wang; LufengQiao; Bin Huang, "Design and implementation of multi-channel high speed HDLC data processor," in Communications, Circuits and Systems and West Sino Expositions, IEEE 2002 International Conference on , vol.2, no., pp.1471-1475 vol.2, 29 June-1 July 2002
  3. S. M. Qasim, and S. A. Abbasi, “FPGA implementation of a single-channel HDLC layer-2 protocol transmitter using VHDL,” Proc. 15th Int. Conf. on Microelectronics ICM, Cairo, Egypt, December 2003, pp. 265–268
  4. S. M. Qasim, and S. A. Abbasi, “ Hardware Realization of Single-Channel HDLC Protocol Transmitter using FPGA,” Global Signal Processing Expo & Conference’2004, Santa Clara, California USA Sept.27-30
  5. Gao Zhen-Bin; Liu Jian-fei, "FPGA implementation of a multi-channel HDLC protocol transceiver," in Communications, Circuits and Systems, 2005.Proceedings. 2005 International Conference on , vol.2, no., pp.1302, 27-30 May 2005
  6. Arshak, K.; Jafer, E.; McDonagh, D.; Ibala, C.S., "Modelling and simulation of wireless sensor system for health monitoring using HDL and Simulink mixed environment," in Computers & Digital Techniques, IET , vol.1, no.5, pp.508-518, Sept. 2007
  7. J. Wang; W. Zhang; Y. Zhang; W. Wu; W. Chang, “Design and implementation of HDLC procedures based on FPGA," Anti-counterfeiting, Security, and Identification in Communication, 2009. ASID 2009. 3rd International Conference on , vol., no., pp. 336, 339, 20-22 Aug. 2009.
  8. G. Li; N. Tan; “Design and Implementation of HDLC Protocol and Manchester Encoding Based on FPGA in Train Communication Network,” Information and Computing (ICIC), 2010 Third International Conference on. Vol.1, pp. 105-108, 2010.
  9. Hong Luo; Cheng Chang; Yan Sun, "Advanced sensor gateway based on FPGA for wireless multimedia sensor networks," in Electric Information and Control Engineering (ICEICE), 2011 International Conference on , vol., no., pp.1141-1146, 15-17 April 2011
  10. Chen Zhifeng, Chen He, “Implementation and Application of HDLC Protocol Based on FPGA in Radar Processing System”, School of information and electronics, Electronics, Communications and Control (ICECC), 2011 International Conference; Sept. 2011.
  11. W. Lie; Y. Ming, “Design of HDLC controller based on Xilinx FPGA,” Computer Science and Network Technology (ICCSNT), 2011 International Conference on , vol.3, no., pp.1362,1366, 24-26 Dec. 2011.
  12. M.Sridevi, P.S. Reddy “ Design And Implementation Of Hdlc Protocol On Fpga,” International Journal of Engineering Research and Applications (IJERA), Vol. 2, Issue 5, September- October 2012, pp.2217-2219
  13. G. Chandil, P. Mishra “ Design and Implementation of HDLC Controller by Using Crc-16,” International Journal of Modern Engineering Research (IJMER), Vol. 3, Issue. 1, Jan.-Feb. 2013 pp-12-18.
  14. “ HDLC Controller Implemented in ispMACH 4000ZE and CPLD Families,” Reference Design RD1009, July 2009 .www.latticesemi.com
  15. A.Aftab , « Data Communication Principles: For Fixed and Wireless Networks », Kluwer Academic Publishers, 2003.
  16. “ Parallel Cyclic Redundancy Check (CRC) for HOTLink ,” Document No. 001-27960 Rev. *A, March 11,1999, http://www.cypress.com/?docID=31573
Index Terms

Computer Science
Information Sciences

Keywords

HDLC Data Link Control Layer Altera FPGA bit stuffing/unstuffing CRC-16 CRC-32 Flag.

Powered by PhDFocusTM