The week's pick
Reseach Article
Performance Analysis of Full Adder Circuit using Double Gate MOSFET
| International Journal of Computer Applications |
| Foundation of Computer Science (FCS), NY, USA |
| Volume 129 - Number 12 |
| Year of Publication: 2015 |
| Authors: Mohit Chopra, Navneet Gill, Harjeet Singh |
10.5120/ijca2015907053
|
Mohit Chopra, Navneet Gill, Harjeet Singh . Performance Analysis of Full Adder Circuit using Double Gate MOSFET. International Journal of Computer Applications. 129, 12 ( November 2015), 28-33. DOI=10.5120/ijca2015907053
Abstract
This paper presents a design of a one bit full adder cell based on stack effect using Double Gate MOSFET. This design has been compared with existing one-bit full adder which is designed using power gating technique. In this paper, the proposed circuit has been analyzed for parameters like- power consumption and power delay product. The simulations of the proposed Full Adder have been performed using Tanner EDA Tool version 13.0. All the proposed design simulations are carried out at 45nm technology for various inputs like supply voltage and input voltage. The decrease of 99.5% in power utilization has observed in proposed circuit. The results show a legality of double gate MOSFETs for designing for low power full adder circuit.
References
- Ravindra Singh Kushwah, Shyam Akashe, “Design and Analysis of Tunable Analog Circuit Using Double Gate MOSFET at 45nm CMOS Technology,” 3rd IEEE International Advance Computing Conference (IACC), 2013..
- Amara Amara, Chetan D. Parikh and D. Nagchoudhuri, “A 0.7-V Rail-to-Rail Buffer Amplifier with Double-Gate MOSFETs,” Faible Tension Faible Consommation (FTFC), IEEE, 2011.
- H.-S. P.Wong, “Beyond the conventional MOSFET,” in Proc. 31st Eur. Solid-State Device Research Conf., 2001, p. 69.
- Massimo Alioto and Gaetano Palumbo, “Analysis and Comparison on Full Adder Block in Submicron Technology" IEEE transactions on very large scale integration (VLSI) systems, vol. 10, no. 6, December 2002, pp 806-823.
- Anuj Kumar Shrivastava1, Shyam Akashe2, “Design High performance and Low Power 10T Full Adder Cell Using Double Gate MOSFET at 45nm Technology”, 2013 International Conference on Control, Computing, Communication and Materials (ICCCCM).
- Jin-Fa Lin Yin-Tsung Hwang Ming-Hwa Sheu, “Low Power10-Transistor Full Adder Design Based on Degenerate Pass Transistor Logic”,IEEE 2012.
- Ruchika,Tripti Sharma and K. G. Sharma, “Design and Analysis of 8T Full Adder Cell Using Double Gate MOSFET”, International Journal of Advances in Electronics Engineering – IJAEE, 2013.
- A. K. Shrivastava and S. Akashe, “Comparative Analysis of Low Power 10T and 14T Full Adder using Double Gate MOSFET,” International Journal of Computer Applications, Vol. 75(3), pp. 48-52, August 2013.
- Shipra Mishra, Shelendra Singh Tomar, Shyam Akashe, “Design Low Power l0T Full Adder Using Process and Circuit Techniques” , in Proceedings ojih International Coriference on Intelligent Systems and Control , 2013.
Index Terms
Keywords