The week's pick
Random Articles
Reseach Article
Review on Performance of different Low Power SRAM Cell Structures
| International Journal of Computer Applications |
| Foundation of Computer Science (FCS), NY, USA |
| Volume 127 - Number 3 |
| Year of Publication: 2015 |
| Authors: Manish Shrivas, Saima Ayyub, Paresh Rawat |
10.5120/ijca2015906350
|
Manish Shrivas, Saima Ayyub, Paresh Rawat . Review on Performance of different Low Power SRAM Cell Structures. International Journal of Computer Applications. 127, 3 ( October 2015), 26-30. DOI=10.5120/ijca2015906350
Abstract
Scaling in Silicon technology, usage of SRAM Cells has been increased to large extent while designing the embedded Cache and system on-chips in CMOS technology. Power consumption, packing density and the speed are the major factors of concern for designing a chip. The consumption of power and speed of SRAMs are some important issues among a number of factors that provides a solution which describes multiple designs that minimize the consumption of power and this review article is also based on that. This article presents the simulation of 6T, 9T, LP10T, ST10T and WRE8T SRAM cells. All the simulations have been carried out on 90nm at Microwind EDA tool.
References
- Borkar S. Design challenges of technology scaling. IEEE Micro 1999;19(4):23.
- Brews J. High speed semiconductor devices. New York: Wiley; 1990. pp. 139–210.
- Roy K, Prasad SC. Low power CMOS VLSI circuit design. New York: Wiley Interscience Publications; 2000. p. 27–29.
- Taur Y, Ning TH. Fundamentals of modern VLSI devices. New York: Cambridge University Press; 1998. pp. 285–286.
- Mostafa H, Anis M, Elmasry M. Adaptive body bias for reducing the impacts of NBTI and process variations on 6T SRAM cells. IEEE Trans Circ Syst – I 2011;58(12):2859–71.
- Kao J, Chandrakasan A, Antoniadis D. Transistor sizing issues and tool for multi threshold cmos technology. In: IEEE 34th design automation conference (DAC); 1997. p. 409–14.
- Kao J, Narenda S, Chandrakasan A. MTCMOS hierarchical sizing based on mutual exclusive discharge patterns. In: IEEE 35th design automation conference (DAC); 1998. p. 495–500.
- Kim TH, Liu J, Keane J, Kim CH. Circuit techniques for ultra-low power subthreshold SRAMs. In: IEEE international symposium on circuits and systems (ISCAS); 2008. p. 2574–77.
- Liu Z, Kursun V. Characterization of a novel nine-transistor SRAM cell. IEEE Trans Very Large Scale Integr (VLSI) Syst 2008;16:488–92. No. 4.
- Singh S, Arora N, Gupta N, Suthar M. Leakage reduction in differential l0T SRAM cell using gated VDD control technique. In: International conference on computing, electronics and electrical technologies; 2012. p. 610–4.
- J. P. Kulkarni, K. Kim, and K. Roy, “A 160 mV robust Schmitt trigger based subthreshold SRAM,” IEEE J. Solid-State Circuits, vol. 42, no. 10, pp. 2303–2313, Oct. 2007.
- Ghasem Pasandi and Sied Mehdi Fakhraie, “An 8T Low-Voltage and Low-Leakage Half-Selection Disturb-Free SRAM Using Bulk-CMOS and FinFETs,” IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 61, NO. 7,pp. 2357-2363, JULY 2014.
- J. P. Kulkarni, K. Kim, and K. Roy, “A 160 mV robust Schmitt trigger based subthreshold SRAM,” IEEE J. Solid-State Circuits, vol. 42, no. 10, pp. 2303–2313, Oct. 2007.
- H. Noguchi, S. Okumura, Y. Iguchi, H. Fujiwara, Y. Morita, K. Nii, H. Kawaguchi, and M. Yoshimoto, “Which is the best dual-port SRAM in 45-nm process technology?—8T, 10T single end, and 10T differential,” in Proc. IEEE ICICDT, Jun. 2008, pp. 55–58.
Index Terms
Keywords