CFP last date
20 December 2024
Call for Paper
January Edition
IJCA solicits high quality original research papers for the upcoming January edition of the journal. The last date of research paper submission is 20 December 2024

Submit your paper
Know more
The week's pick
Responsive image
Improved Shuffled Frog Leaping Algorithm with Self-Adaptive Shuffling for Fuzzy Logic PD+G Controller Optimization in Robotic Manipulators

Duc Hoang Nguyen
Random Articles
Reseach Article

DTMOS Transistor with Self-Cascode Subcircuit for Achieving High Bandwidth in Analog Applications

by Shelly Garg, Vandana Niranjan
journal cover thumbnail

International Journal of Computer Applications
Foundation of Computer Science (FCS), NY, USA
Volume 127 - Number 11
Year of Publication: 2015
Authors: Shelly Garg, Vandana Niranjan
10.5120/ijca2015906538

Shelly Garg, Vandana Niranjan . DTMOS Transistor with Self-Cascode Subcircuit for Achieving High Bandwidth in Analog Applications. International Journal of Computer Applications. 127, 11 ( October 2015), 19-31. DOI=10.5120/ijca2015906538

@article{ 10.5120/ijca2015906538,
author = { Shelly Garg, Vandana Niranjan },
title = { DTMOS Transistor with Self-Cascode Subcircuit for Achieving High Bandwidth in Analog Applications },
journal = { International Journal of Computer Applications },
issue_date = { October 2015 },
volume = { 127 },
number = { 11 },
month = { October },
year = { 2015 },
issn = { 0975-8887 },
pages = { 19-31 },
numpages = {9},
url = { https://ijcaonline.org/archives/volume127/number11/22773-2015906538/ },
doi = { 10.5120/ijca2015906538 },
publisher = {Foundation of Computer Science (FCS), NY, USA},
address = {New York, USA}
}
%0 Journal Article
%1 2024-02-06T23:19:39.006723+05:30
%A Shelly Garg
%A Vandana Niranjan
%T DTMOS Transistor with Self-Cascode Subcircuit for Achieving High Bandwidth in Analog Applications
%J International Journal of Computer Applications
%@ 0975-8887
%V 127
%N 11
%P 19-31
%D 2015
%I Foundation of Computer Science (FCS), NY, USA
Abstract

In this work, an improved dynamic threshold MOS (DTMOS) transistor with self-cascode subcircuit has been proposed in this work. By adopting the self-cascode subcircuit, the proposed DTMOS transistor could be operated at supply voltage over 0.7V. Apart from this, simulation results for the proposed DTMOS, also demonstrate improvement in the transconductance and bandwidth by a factor of 2.31 and 1.59 respectively. Furthermore, the current driving capability of proposed DTMOS transistor has increased by a factor of 1.87. To validate the proposed concept and its applications in analog circuits, a current mirror and a differential amplifier have been designed in 180nm CMOS technology. Both circuits are able to operate at higher bandwidth as compared to their conventional counterparts. The Monte Carlo simulations reflect the robustness of the circuits to device mismatch errors. The proposed DTMOS transistor is more suitable for large signal circuits such as mixer and voltage control oscillator.

References
  1. Christian Jesus, B. Fayomi, M. Sawan, G. Roberts, “Reliable circuit techniques for low voltage analog design in deep submicron standard CMOS: a tutorial”, Analog Integrated Circuits Signal Processing,Vol.39, pp.21–38, 2004.
  2. Niranjan V., Kumar A., Jain S.B., “Maximum Bandwidth Enhancement of Current mirror using series-resistor and dynamic body bias technique”, Radioengineering, Vol.23, No.3, pp.922-930, 2014.
  3. Fariborz Assaderaghi, Dennis Sinitsky, Stephen Parke, Jeffery Bokor, Ping K. Ko, and Chenming Hu, “A Dynamic Threshold Voltage MOSFET(DTMOS) for Ultra-Low Voltage Operation,” IEEE IEDM, pp.809-812, 1994.
  4. Assaderaghi, F., Sinitsky, D.,Parke S.A., et. al. ,“Dynamic threshold voltage MOSFET (DTMOS) for ultra low voltage”, VLSI. IEEE Transactions on Electron Devices, Vol.44, No.3, 414-422, 1997.
  5. Theodore W. Houston, “A Novel Dynamic Vt Circuit Configuration”, IEEE SOI Conference, pp.154-155, 1997.
  6. In-Young Chung, Young-June Park, and Hong-Shick Min, “A New SOI Inverter for Low Power Applications”, IEEE SOI Conference, pp.20-21,1996.
  7. Heng-MingHsu, Tai-Hsing Lee and Guan-Lin Fu, “A 90 nm DT-MOS Transistor for High Speed Operation”, IEEE Microwave Integrated Circuits Conference, pp.246 - 249, 2009.
  8. Khateb F., “Bulk-driven floating-gate and bulk-driven quasi-floating-gate techniques for low-voltage low-power analog circuits design”, International Journal of Electron. Commun.(AEU), Vol.68, pp.64-72, 2014.
  9. Fabian Khateb, Salma Bay Abo Dabbous,SpyridonVlassis, “A Survey of Non-conventional Techniques or Low-voltage Low-power Analog Circuit Design”, Radioengineering, Vol. 22, No. 2, 2013.
  10. Niranjan V., Kumar A., Jain S.B., “Low Voltage Self cascode amplifier using dynamic body bias technique”, International Conference on VLSI and Signal Processing (ICVSP), I.I.T, Kharagpur, India, 10-12 January, 2014
  11. Y. P. Tsividis(1987), “Operation and Modeling of the MOS Transistor”, Mc- Graw Hill, New York.
  12. Niranjan V. and Gupta M. “An Analytical model of the Bulk-DTMOS transistor”, Journal of Electron Devices, Vol.8, pp. 329-338, 2010
  13. Niranjan V., Kumar A., Jain S.B., “Composite transistor cell using dynamic body bias for high gain and low-voltage applications”, Journal of Circuits, Systems, and Computers (JCSC), Vol.23, No.8, pp.1450108(18 pages), 2014.
  14. J. Ramírez-Angulo, R. G. Carvajal, and A. Torralba. “Low Supply Voltage High-Performance CMOS Current Mirror With Low Input and Output Voltage Requirements”, IEEE Transactions on Circuits and Systems—II: Express Briefs 2004 51(3):124-129.
  15. Kirk D. Peterson, Randall L. Geiger, “Area/Bandwidth Tradeoffs for CMOS Current Mirrors”, IEEE Transactions on Circuits and Systems 1986;CAS-33(1):667-669.
Index Terms

Computer Science
Information Sciences

Keywords

Dynamic threshold MOS transistor (DTMOS) Self-Cascode bandwidth transconductance analog integrated circuits.

Powered by PhDFocusTM