CFP last date
20 December 2024
Call for Paper
January Edition
IJCA solicits high quality original research papers for the upcoming January edition of the journal. The last date of research paper submission is 20 December 2024

Submit your paper
Know more
The week's pick
Responsive image
Improved Shuffled Frog Leaping Algorithm with Self-Adaptive Shuffling for Fuzzy Logic PD+G Controller Optimization in Robotic Manipulators

Duc Hoang Nguyen
Random Articles
Reseach Article

Improving Performance Parameters of Error Detection and Correction in HDLC Protocol by using Hamming Method

by Varinder Singh, Narinder Sharma
journal cover thumbnail

International Journal of Computer Applications
Foundation of Computer Science (FCS), NY, USA
Volume 126 - Number 1
Year of Publication: 2015
Authors: Varinder Singh, Narinder Sharma
10.5120/ijca2015905967

Varinder Singh, Narinder Sharma . Improving Performance Parameters of Error Detection and Correction in HDLC Protocol by using Hamming Method. International Journal of Computer Applications. 126, 1 ( September 2015), 1-7. DOI=10.5120/ijca2015905967

@article{ 10.5120/ijca2015905967,
author = { Varinder Singh, Narinder Sharma },
title = { Improving Performance Parameters of Error Detection and Correction in HDLC Protocol by using Hamming Method },
journal = { International Journal of Computer Applications },
issue_date = { September 2015 },
volume = { 126 },
number = { 1 },
month = { September },
year = { 2015 },
issn = { 0975-8887 },
pages = { 1-7 },
numpages = {9},
url = { https://ijcaonline.org/archives/volume126/number1/22513-2015905967/ },
doi = { 10.5120/ijca2015905967 },
publisher = {Foundation of Computer Science (FCS), NY, USA},
address = {New York, USA}
}
%0 Journal Article
%1 2024-02-06T23:16:16.317650+05:30
%A Varinder Singh
%A Narinder Sharma
%T Improving Performance Parameters of Error Detection and Correction in HDLC Protocol by using Hamming Method
%J International Journal of Computer Applications
%@ 0975-8887
%V 126
%N 1
%P 1-7
%D 2015
%I Foundation of Computer Science (FCS), NY, USA
Abstract

This senate proposes an optimize version of the Hamming codes for Error detection and correction (EDAC) used in the HDLC protocol as HDLC being the most enduring and fundamental standard in communication. When data is either stored in memory or transmitted through a communication channel it is not errorless. With the exposure to electromagnetic radiation the semiconductor memory which are used in various applications get damaged .Because of electromagnetic interference the contents of the RAM memory cells get affected which leads to the bit flip in the magnetic storage devices like floppy disk, magnetic tape and hard disk devices etc. A proposed method has been developed to overcome the existing problems by using Xilinx ISE 13.2 simulator tool through which number of bit errors detection and correction can be increased in 8x8 matrix .It will result into enhancement of code rate and reduction of bit overhead.

References
  1. Anlei Wang, Naima Kaabouch, “FPGA Based Design of a Novel Enhanced Error Detection and Correction Technique, IEEE, Vol. 3, Issue No. 5,March 2008, pp 25-29.
  2. Berlekamp, E.R. , Algebraic Coding Theory, McGraw-Hill, New York,1968.
  3. Berrou, Glavieu, Thitimajshima, “Shannon limit error-correcting coding and decoding: Turbo-codes” International Conference on Communications, 1993, pp 1064-1069.
  4. Behrouz A. Forouzan “Data Communication and networking” 2nd edit. Tata McGraw Hill.
  5. Brajesh Kumar Gupta, “ 30 BIT Hamming Code for Error Detection and Correction with Even Parity and Odd Parity Check Method by using VHDL”, International Journal of Computer Applications, Vol. 35, Issue No.13, December 2011, pp 31-38.
  6. B. K. Gupta, R. L. Dua, “Review Paper on Communication by Hamming Code Methodologies”, International Journal of Electrical, Electronics and Computer Engineering, 2011, pp. 52-54.
  7. Fernanda Lima, Luigi Carro, Ricardo Reis “Designing Fault Tolerant Systems into SRAM-based FPGAs” Anaheim,Vol. 3, June 2003,pp 312-318.
  8. Gaurav Chandil, Priyanka Mishra “Study and Performance Evaluation of Xilinx HDLC Controller and FCS Calculator” IOSR Journal of Engineering (IOSRJEN), Vol. 2, Issue 10, October 2012, pp 41-50.
  9. Heesung Lee, Joonkyung Sung, and Euntai Kim, “Reducing Power in Error Correcting Code using Genetic Algorithm”, World Academy of Science, Engineering and Technology 25 2007.
  10. HAMMING, R. W., “Error Detecting and Error Correcting Codes”, Bell System Tech. Jour.,Vol. 29, 1950, pp 147–160.
  11. Golay (23,12,7) code - Error Correcting Codes Page http://www.eccpage.com/golay23.c
  12. Golay Code: http://mathworld.wolfram.com/GolayCode .html
  13. Morris Rubinoff, “N Dimensional Codes for Detecting and Correcting Multiple Errors”, Communication of ACM,Vol. 4, Issue No. 12,Dec 1961,pp 545-551.
  14. M. Pflanz, K. Walther; C. Galke, H.T. Vierhaus, “On-Line Techniques for Error Detection And Correction in Processor Registers With Cross-Parity Check”, Journal of Electronic Testing , Vol. 19, Issue No. 5, April 2003, pp 501-510.
  15. M. Imran , Z. Al-Ars, G. N. Gaydadjiev, “Improving Soft Error Correction Capability of 4-D Parity Codes”, IEEE transaction, Vol. 4, Issue No. 2, January 2009, pp 233-238.
  16. M.Kishani, H. R. Zarandi, H. Pedram, A Tajary, M. Raji, B. Ghavami, “Horizontal-Vertical Diagonal Error Detecting and Correcting Code to Protect Against With Soft Errors” Springer science, Vol. 15, Issue No. 3-4, May 2011, pp 289-310.
  17. Narinder Pal Singh, Sukhjit Singh, Vikrant Sharma, Amandeep Sehmby, “Ram Error Detection And Correction Using HVD Implementation” European Scientific Journal,Vol. 9, Issue No.33, November 2013,pp 424-435.
  18. P. Sharma, K. Kumar, A. K. Singh, “Single Bit Error Detection And Correction by Matrix Method”, International Journal of Research & Innovation in Computer Engineering, Vol. 2, Issue No. 2, August 2012, pp. 201-206.
  19. S.Lin and Jr. D.J. Costello, “ Error control coding: fundamentals and applications”, 1983 by Prentice-Hall, Inc. Englewood Cliffs, New Jersey 07632, ISBN 0-13-283796-X
  20. S. Sharma, Vijay Kumar, “ An HVD Based Error Detection and Correction of Soft Errors in Semiconductor Memories Used for Space Application”, International conference on devices, circuits and systems (ICDCS), March 2012, pp. 563-56.
  21. Shubham Fadnavis, “An HVD Based Error Detection And Correction Code In HDLC Protocol Used For Communication”, International Journal of Advanced Research in Computer and Communication Engineering, Vol. 2, Issue No.6, June 2013, pp 2349-2353.
  22. T. Kasarni , A Kitai and S. Lin  "On the Undetected Error Probability for Shortened Hamming Codes",  IEEE Transaction Communication ,  Vol.33, Issue No. 2,  1985, pp 570 -574.
  23. T. Fujiwara et al., "Error Detecting Capabilities of the Shortened Hamming Codes Adopted for Error Detection in IEEE Standard 802.3," IEEE, Vol. 37, Issue 9, September 1989, pp 986-989.
  24. T.Fill and P Glenn Gulak , “ An assessment of VLSI and embedded software implementations for Reed-Solomon decoders,IEEE Signal Processing Systems SIPS ”, 02 Oct 2002,pp 99-102.
  25. Vishal Badole, Amit Udawat, “Implementation of Multidirectional Parity Check Code Using Hamming Code for Error Detection And Correction”, International Journal of Research in Advent Technology, Vol.2, Issue No.5, May 2014, pp 1-6.
  26. Togneri R and deSilva CJS , “ Fundamentals of information theory and coding design, discrete mathematics and its applications”, CRC Press, New York,2002 ISBN 1-58488-310-3.
  27. Y. Bentoutou, “Program Memories Error Detection and Correction On- Board Earth Observation Satellites”, World Academy of sciece, Engineering and Technology 66 2010.
  28. Zainalabedin Navabi, “VHDL Modular Design and Synthesis of Cores And Systems” 3rd edition ,Tata McGRAW-Hill private limited,New Delhi, 2011.
Index Terms

Computer Science
Information Sciences

Keywords

Error detection and correction (EDAC) High level data link control (HDLC) Hamming method.

Powered by PhDFocusTM