CFP last date
20 January 2025
Call for Paper
February Edition
IJCA solicits high quality original research papers for the upcoming February edition of the journal. The last date of research paper submission is 20 January 2025

Submit your paper
Know more
The week's pick
Responsive image
SFLA-Based Line Balancing and Task Optimization in Master-Slave Controlled Hanger Transportation Systems for Garment Production

Duc Hoang Nguyen
Random Articles
Reseach Article

Compact, High Speed and Low power Decoders for Future Generation System Building

by Prameela Kumari N., K.S. Gurumurthy
journal cover thumbnail

International Journal of Computer Applications
Foundation of Computer Science (FCS), NY, USA
Volume 123 - Number 7
Year of Publication: 2015
Authors: Prameela Kumari N., K.S. Gurumurthy
10.5120/ijca2015905392

Prameela Kumari N., K.S. Gurumurthy . Compact, High Speed and Low power Decoders for Future Generation System Building. International Journal of Computer Applications. 123, 7 ( August 2015), 30-36. DOI=10.5120/ijca2015905392

@article{ 10.5120/ijca2015905392,
author = { Prameela Kumari N., K.S. Gurumurthy },
title = { Compact, High Speed and Low power Decoders for Future Generation System Building },
journal = { International Journal of Computer Applications },
issue_date = { August 2015 },
volume = { 123 },
number = { 7 },
month = { August },
year = { 2015 },
issn = { 0975-8887 },
pages = { 30-36 },
numpages = {9},
url = { https://ijcaonline.org/archives/volume123/number7/21973-2015905392/ },
doi = { 10.5120/ijca2015905392 },
publisher = {Foundation of Computer Science (FCS), NY, USA},
address = {New York, USA}
}
%0 Journal Article
%1 2024-02-06T23:12:03.525104+05:30
%A Prameela Kumari N.
%A K.S. Gurumurthy
%T Compact, High Speed and Low power Decoders for Future Generation System Building
%J International Journal of Computer Applications
%@ 0975-8887
%V 123
%N 7
%P 30-36
%D 2015
%I Foundation of Computer Science (FCS), NY, USA
Abstract

Electronic system building has become highly competitive from the point of reducing area, power and increasing the speed. To address these issues, many technologies are being tried. Quantum Dot Cellular Automation is one such technology. This technology is in its infant state as far as its physical implementation and verification are concerned. However the researchers have come out with theoretical models and proposed many compact, fast and low power dissipating digital blocks. Decoders are one of the standard combinational modules used as the basic building blocks for efficient digital system design. Here in this paper we implement decoders in QCA using different techniques and analyze them with respect to area, time and energy. From the implementation and simulation results obtained using QCADESIGNER version 2.0.3 we have observed that, the 2:4 decoders implemented with and without the enable input using both single layer and multilayer techniques utilize minimum area, time and energy.

References
  1. International Technology Roadmap for Semiconductors (ITRS), http://www.itrs.net, (2007).
  2. T.D.Lantz, and E.R.Peskin, A QCA implementation of a configurable logic block for FPGA, in Proceedings on Third International Conference on Reconfigurable Computing and FPGA’s, (2006), pp. 132 - 141.
  3. M. Ottavi, S.Pontarelli, V.Vankamamidi A.Salsano, F. Lombardi, QCA Memory with Parallel Read / Serial write: Design and Analysis, in IEEE Proceedings on Circuits Devices and Systems, vol. 153,(2006), pp. 199-206.
  4. C.C.Tung,R.B.Rungta,E.R.Peskin, Simulation of a QCA based CLB and a Multi - CLB Applications, (FPT 2009), pp. 62-69.
  5. M.Kianpour, R.Sabbaghi-Nadooshan, A Novel Modular Decoder Implementation in Quantum-Dot Cellular Automata (QCA), Paper presented at the International Conference on Nanoscience, Technology and Societal Implications (NSTSI), (2011), pp.1-5.
  6. Makanda, Kondwani, Jun-Cheol Jeon, Improvement of Quantum-Dot Cellular Automata Decoder Using Inverter Chain, Published in Advance sience and technology letters, vol.29,(2013), pp. 227-229.
  7. Craig. S. Lent and P. D. Tougaw, A Device Architecture for Computing with Quantum Dots, Proceedings of IEEE International conference on Device Technology, vol.85,(1997), pp. 541-557.
  8. Enrique P. Blair and Craig S. Lent, Quantum-Dot Cellular Automata: An Architecture for Molecular Computing, Paper presented at the IEEE conference on NanoElectronics,(2003),pp. 14-18.
  9. 0. Orlov, I. Amlani, G. Toth, Craig. S. Lent, G. H. Bernstein, and G. L. Snider, Experimental demonstration of a binary wire for quantum-dot cellular automata, Published in Applied Physics Letters, vol.74, (1999),pp. 2875.
  10. Zhou, Rigui, A Logic Circuit Design of 2-4 Decoder Using Quantum Cellular Automata, Published in Journal of Computational Information Systems, vol. 8, (2012),pp. 3463-3469.
Index Terms

Computer Science
Information Sciences

Keywords

Quantum Dot Cellular Automata (QCA) Decoder Coincident Decoding Tree Decoding Universal Module.

Powered by PhDFocusTM