The week's pick
Reseach Article
A Review of Area Efficient High Speed Multiplier Design
| International Journal of Computer Applications |
| Foundation of Computer Science (FCS), NY, USA |
| Volume 123 - Number 16 |
| Year of Publication: 2015 |
| Authors: Priya Barange, Sunil Malviya, Paresh Rawat |
10.5120/ijca2015905730
|
Priya Barange, Sunil Malviya, Paresh Rawat . A Review of Area Efficient High Speed Multiplier Design. International Journal of Computer Applications. 123, 16 ( August 2015), 10-13. DOI=10.5120/ijca2015905730
Abstract
This paper presents the review of high speed multiplier factor style within which the comparison of the VLSI style of the Carry look-ahead adder (CLAA) and also the VLSI style of the Carry select adder (CSLA) supported unsigned multiplier factor. The multipliers styles during this paper were exploitation VHDL (Very High Speed Integration Hardware Description Language) for unsigned information. Here is to planned, the semiconductor style methodologies to higher levels of abstraction and partly to hurry integration, however conjointly to confirm their styles area unit filmable to changes in specifications or system style. In nano scale fabrication of multiplier factor during this paper wee planned a ninety nm multiplier factor style and analysis the performance.
References
- P. Asadi and K. Navi, "A novel highs-speed 54-54 bit Multiplier", Am. J Applied Sci., vol. 4 (9), pp. 666-672. 2007.
- W. Stallings, Computer Organization and Architecture Designing for Peljormance, 71h ed., Prentice Hall, Pearson Education International, USA, 2006.
- 1. F. Wakerly, Digital Design-Principles and Practices, 4th ed., Pearson Prentice Hall, USA, 2006.
- A. Sertbas and R.S. Ozbey, "A performance of classified Binary adder architectures and the VHDL simulations", Electronics Engineering Istanbul, Turkey, vol. 4, pp. 1025-1030, 2004.
- P. S. Mohanty, "Design and Implementation of Faster and Low Power Multipliers", Bachelor Thesis. National Institute of Technology, Rourkela, 2009.
- S. Brown an111d Z. Vranesic, Fundamentals of Digital Logic with VHDL Design, 2nd ed., McGraw-Hill Higher Education, USA, 2005. ISBN: 0072499389
- J.R. Armstrong and F.G. Gray, VHDL Design Representation and Synthesis, 2nd ed., Prentice Hall, USA, 2000.
- Z. Navabi, VHDL Modular Design and Synthesis of Cores and Systems, 3rd edition, McGraw-Hill Professional, USA, 2007.
- Hasan Krad and Aws Yousi( "Design and Implementation of a Fast Unsigned 32-bit Multiplier Using VHDL", 2010
- Raminder Preet Pal Singh, Parveen Kumar, Balwinder Singh, “Performance Analysis of 32-Bit Array Multiplier with a Carry Save Adder and with a Carry-Look-Ahead Adder”, International Journal of Recent Trends in Engineering, Vol 2, No. 6, November 2009.
- V.Vijayalakshmil, R.seshadri, Dr. S. Ramakrishnan , “Design and Implementation of 32 Bit Unsigned Multiplier Using CLAA and CSLA”,IEEE-2013.
- P. C. H. Meier, R. A. Rutenbar and L. R. Carley,"Exploring Multiplier Architecture and Layout for low Power", 1996
- Navi.K, Kavehei.O, Rouholamini.M , Sahafi.A, “Low-Power and High-Performance 1-bit CMOS Full.Adder Cell,”Journal of Computers, Academy Press, vol. 3, no. 2, Feb. 2008.
- Rajender Kumar, Sandeep Dahiya, “Performance Analysis of Different Bit Carry Look Ahead Adder Using VHDL Environment, International Journal of Engineering Science and Innovative Technology (IJESIT)”, Volume 2, Issue 4, July 2013
- Vrushali Gaikwad, Rajeshree Btramankar, Amiruna Warambhe“32 bit parallel multiplier using VHDL” International Journal of Engineering Trends and Technology (IJETT)”, Volume 9, Issue 3, March 2014
Index Terms
Keywords