We apologize for a recent technical issue with our email system, which temporarily affected account activations. Accounts have now been activated. Authors may proceed with paper submissions. PhDFocusTM
CFP last date
20 November 2024
Call for Paper
December Edition
IJCA solicits high quality original research papers for the upcoming December edition of the journal. The last date of research paper submission is 20 November 2024

Submit your paper
Know more
The week's pick
Responsive image
Improved Shuffled Frog Leaping Algorithm with Self-Adaptive Shuffling for Fuzzy Logic PD+G Controller Optimization in Robotic Manipulators

Duc Hoang Nguyen
Random Articles
Reseach Article

An Efficient Carry Select Adder Design by using different Technologies

by Rajwinder Kaur, Amit Grover, Vishal Sharma
journal cover thumbnail

International Journal of Computer Applications
Foundation of Computer Science (FCS), NY, USA
Volume 121 - Number 4
Year of Publication: 2015
Authors: Rajwinder Kaur, Amit Grover, Vishal Sharma
10.5120/21529-4520

Rajwinder Kaur, Amit Grover, Vishal Sharma . An Efficient Carry Select Adder Design by using different Technologies. International Journal of Computer Applications. 121, 4 ( July 2015), 24-27. DOI=10.5120/21529-4520

@article{ 10.5120/21529-4520,
author = { Rajwinder Kaur, Amit Grover, Vishal Sharma },
title = { An Efficient Carry Select Adder Design by using different Technologies },
journal = { International Journal of Computer Applications },
issue_date = { July 2015 },
volume = { 121 },
number = { 4 },
month = { July },
year = { 2015 },
issn = { 0975-8887 },
pages = { 24-27 },
numpages = {9},
url = { https://ijcaonline.org/archives/volume121/number4/21529-4520/ },
doi = { 10.5120/21529-4520 },
publisher = {Foundation of Computer Science (FCS), NY, USA},
address = {New York, USA}
}
%0 Journal Article
%1 2024-02-06T23:07:34.513296+05:30
%A Rajwinder Kaur
%A Amit Grover
%A Vishal Sharma
%T An Efficient Carry Select Adder Design by using different Technologies
%J International Journal of Computer Applications
%@ 0975-8887
%V 121
%N 4
%P 24-27
%D 2015
%I Foundation of Computer Science (FCS), NY, USA
Abstract

According to the modern research the rapid development of portable electronics is forcing the designers to elevate the existing designs for better performance. Addition is the crucial arithmetic operation used in various applications like, Digital signal processors, ALUs, math processor and in various other scientific applications. In this paper, we proposed the 1-bit CSA with gates having different values of NMOS & PMOS. Simulation results are presented at 45nm, 90nm and 180nm technologies. The performance parameters like area, power consumption and delay are observed at 45nm, 90nm and 180nm technologies using TANNER tool. In this paper, CSA are examined to study the data dependency and to recognize redundant logic operations. With the help of multiplexer, we can choose accurate output result according to the logic state of input carry signal. In this, we have removed all the redundant logic operations existing in the conventional CSA and suggested an innovative logic formulation for 1-bit CSA. The suggested CSA design comprises significantly less area and delay than in recent times suggested binary to excess-1 converter based CSA.

References
  1. DJ. M. Rabaey, Digital Integrated Circuits," IEEE Trans. on VLSI Systems, 2003.
  2. O. Bedrij, "Carry Select Adder," IRE Trans. on Electronic Computers, Vol. EC-11, pp. 340-346, 1962.
  3. B. Ramkumar, H. M. Kittur, and P. M. Kannan, "ASIC implementation of modified faster carry save adder," Eur. J. Sci. Res. , vol. 42, no. 1, pp. 53–58, 2010.
  4. I. -C. Wey, C. -C. Ho, Y. -S. Lin, and C. C. Peng, "An area-efficient carry select adder design by sharing the common Boolean logic term," in Proc. IMECS, 2012, pp. 1–4.
  5. K. K. Parhi, VLSI Digital Signal Processing. New York, NY, USA:Wiley, 1998.
  6. A. P. Chandrakasan, N. Verma, and D. C. Daly, "Ultralow-power electronics for biomedical applications," Annu. Rev. Biomed. Eng. , vol. 10, pp. 247–274, Aug. 2008.
  7. Y. Kim and L. -S. Kim, "64-bit carry-select adder with reduced area," Electron. Lett. , vol. 37, no. 10, pp. 614–615, May 2001.
  8. B. Ramkumar and H. M. Kittur, "Low-power and area-efficient carry-select adder," IEEE Trans. Very Large Scale Integr. (VLSI) Syst. , vol. 20, no. 2, pp. 371–375, Feb. 2012.
  9. T. Y. Ceiang and M. J. Hsiao, "Carry-select adder using single ripple carry adder," Electron. Lett. , vol. 34, no. 22, pp. 2101–2103, Oct. 1998.
  10. Basant Kumar Mohanty and Sujit Kumar Patel, "Area–Delay–Power Efficient Carry-Select Adder," IEEE Transactions on Circuits and Systems—Ii: Express Briefs, Vol. 61, No. 6, June 2014.
  11. I. Koren and A. K. Peters, "Computer Arithmetic Alogrithms,"2nd ed. Boca Raton, FL. USA: CRC Press, 2002.
  12. Garish Kumar, Amit Grover, Gurpreet Singh and Neeti Grover, "An efficient Carry select adder design by using the 180nm technology," IJACSA, 2013.
Index Terms

Computer Science
Information Sciences

Keywords

Carry Select Adder (CSA) Arithmetic Unit Low power design SQRT CSA Transmission Gate (TG) Ripple carry adder (RCA).

Powered by PhDFocusTM