We apologize for a recent technical issue with our email system, which temporarily affected account activations. Accounts have now been activated. Authors may proceed with paper submissions. PhDFocusTM
CFP last date
20 December 2024
Call for Paper
January Edition
IJCA solicits high quality original research papers for the upcoming January edition of the journal. The last date of research paper submission is 20 December 2024

Submit your paper
Know more
The week's pick
Responsive image
Improved Shuffled Frog Leaping Algorithm with Self-Adaptive Shuffling for Fuzzy Logic PD+G Controller Optimization in Robotic Manipulators

Duc Hoang Nguyen
Random Articles
Reseach Article

Resisting Blind Steganalysis in Real Time Covert Communication

by Milav Dabgar, Priti Muliya, Ashish Purani
journal cover thumbnail

International Journal of Computer Applications
Foundation of Computer Science (FCS), NY, USA
Volume 120 - Number 9
Year of Publication: 2015
Authors: Milav Dabgar, Priti Muliya, Ashish Purani
10.5120/21259-4125

Milav Dabgar, Priti Muliya, Ashish Purani . Resisting Blind Steganalysis in Real Time Covert Communication. International Journal of Computer Applications. 120, 9 ( June 2015), 41-45. DOI=10.5120/21259-4125

@article{ 10.5120/21259-4125,
author = { Milav Dabgar, Priti Muliya, Ashish Purani },
title = { Resisting Blind Steganalysis in Real Time Covert Communication },
journal = { International Journal of Computer Applications },
issue_date = { June 2015 },
volume = { 120 },
number = { 9 },
month = { June },
year = { 2015 },
issn = { 0975-8887 },
pages = { 41-45 },
numpages = {9},
url = { https://ijcaonline.org/archives/volume120/number9/21259-4125/ },
doi = { 10.5120/21259-4125 },
publisher = {Foundation of Computer Science (FCS), NY, USA},
address = {New York, USA}
}
%0 Journal Article
%1 2024-02-06T23:05:49.857778+05:30
%A Milav Dabgar
%A Priti Muliya
%A Ashish Purani
%T Resisting Blind Steganalysis in Real Time Covert Communication
%J International Journal of Computer Applications
%@ 0975-8887
%V 120
%N 9
%P 41-45
%D 2015
%I Foundation of Computer Science (FCS), NY, USA
Abstract

In this work, we review recent developments in the field of steganography keeping real time covert communication applications in mind. We then propose a microarchitecture to transform the existing one of most successful Steganographic technique, Yet Another Steganographic Scheme (YASS) to the hardware platform for satisfying the current Steganographic application needs. This hardware will be able to resist the Self-calibration based blind Steganalysis attacks, which are the most successful attacks in breaking any Steganographic technique till now.

References
  1. K. Solanki, U. Madhow, B. S. Manjunath, S. Chandrasekaran and N. Jacobsen, "Robust image adaptive data hiding based on erasure and error correction", IEEE Transactions on Image Processing, vol. 13, no. 12, pp. 1627-1639, Dec. 2004.
  2. K. Solanki, U. Madhow, B. S. Manjunath, S. Chandrasekaran and K. Sullivan, "Statistical restoration for robust and secure steganography", in Proc. IEEE International Conf. on Image, Processing, Genova, Italy, vol. 2, pp. 1118-1121, Sep. 2005.
  3. K. Solanki, U. Madhow, B. S. Manjunath, S. Chandrasekaran and K. Sullivan, "Provably secure steganography: Achieving zero K-L divergence using statistical restoration", in Proceedings IEEE Int. Conf. on Image Processing, Atlanta, GA, USA, pp. 125-128, Oct. 2006.
  4. A. Sarkar, K. Solanki and B. S. Manjunath, "YASS: Yet Another Steganographic Scheme that Resists Blind Steganalysis", in Proc. 9th Int. Workshop on Information Hiding, Saint Malo, Brittany, France, pp. 16-31, June 2007.
  5. A. Sarkar, K. Solanki, and B. S. Manjunath, "Further Study on YASS: Steganography Based on Randomized Embedding to Resist Blind Steganalysis", in Proc. SPIE -Security, Steganography, and Watermarking of Multimedia Contents X, San Jose, California, vol. 6819, pp. 681917-681917-11, Jan. 2008.
  6. A. Sarkar, U . Madhow , B. S. Manjunath "Matrix Embedding With Pseudorandom Coefficient Selection and Error Correction for Robust and Secure Steganography"; IEEE Trans. Info. Forensics and Security, vol. 5, no. 2, pp. 225-239, March 2010.
  7. Xiang Yang, Zhang Wen-hua "Effective Steganalysis of YASS Based on Statistical Moments of Wavelet Characteristic Function and Markov Process"; International Conference on Computer Science and Electronics Engineering (ICCSEE), Volume:1, pp. 606 –610, March 2012.
  8. Xianming Lv, Lihong Ma, Jing Tian "An Improved YASS Approach Using Irregular Host-Blocks and Modified Quantization Index Modulation "; in Eighth International Conference on Intelligent Information Hiding and Multimedia Signal Processing (IIH-MSP), pp. 309 –312, July 2012.
  9. Li-Hong Ma, Xian-Ming Lv, Jing Tian "Modified YASS algorithm with virtual host block Selection and model based embedding "; in 7th IEEE Conference on Industrial Electronics and Applications (ICIEA), pp. 73 –78, July 2012.
  10. Vivek Amruth, Amrita P "Multi-Level Steganography for Smart phones"; in First International Conference on Networks & Soft Computing (ICNSC), pp. 81 –84, Aug. 2014. 51
  11. Anindya Sarkar, PhD Thesis, "Novel Image Data-Hiding Methodologies for Robust and Secure Steganography with Extensions to Image Forensics" university of California - Santa Barbara, July 2012.
  12. Piyush Goel, M. Tech. Thesis, "Data Hiding in Digital Images: A Steganographic Paradigm" Indian Institute of Technology–Kharagpur, May, 2008.
  13. B. J. Mohd, S. Abed, T. Al-Hayajneh, and S. Alouneh, "FPGA hardware of the LSB steganography method" in International Conference on Computer, Information and Telecommunication Systems (CITS), pp. 1-4, May 2012.
  14. H. Y. Leung, L. M. Cheng, L. L. Cheng, Chi-Kwong Chan, "Hardware Realization of Steganographic Techniques" in Third international conference on Intelligent information hiding and multimedia signal processing, pp. 279-282, November 2007.
  15. Ammar Odeh, Khaled Elleithy, and Miad Faezipour, "Fast Real-Time Hardware Engine for Multipoint Text Steganography" in Systems, Applications and Technology Conference (LISAT), pp. 1-5, May 2014.
  16. E. Gómez-Hernández, C. Feregrino-Uribe, and R. Cumplido, "FPGA hardware architecture of the steganographic context technique," in 18th International Conference on Electronics, Communications and Computers, pp. 123-128, 2008.
  17. H. Farouk and M. Saeb, "Design and implementation of a secret key steganographic microarchitecture employing FPGA," in Proceedings of Design, Automation and Test in Europe, pp. 212-217, 2004.
Index Terms

Computer Science
Information Sciences

Keywords

Covert communication YASS digital design FPGA JPEG blind steganalysis.

Powered by PhDFocusTM